CA2143490A1 - Multimedia Graphics System - Google Patents
Multimedia Graphics SystemInfo
- Publication number
- CA2143490A1 CA2143490A1 CA2143490A CA2143490A CA2143490A1 CA 2143490 A1 CA2143490 A1 CA 2143490A1 CA 2143490 A CA2143490 A CA 2143490A CA 2143490 A CA2143490 A CA 2143490A CA 2143490 A1 CA2143490 A1 CA 2143490A1
- Authority
- CA
- Canada
- Prior art keywords
- fifo
- information
- memory
- controller
- bytes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001419 dependent effect Effects 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
- G09G5/06—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/426—Internal components of the client ; Characteristics thereof
- H04N21/42653—Internal components of the client ; Characteristics thereof for processing graphics
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/12—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
- G09G2340/125—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2352/00—Parallel handling of streams of display data
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
Abstract
Bytes of different types of digital information, including standard interframe video (SIF), graphics, television and audio are transferred between a controller, storage memory and shift registers (e.g. FIFO's) individually associated with the different information types. For a VRAM memory, information is transferred in parallel, controlled by tag bus information, from the controller to the memory and then serially to the FIFO's, all at a frequency higher than a clock frequency in a monitor raster scan. The tag bus information is decoded and introduced to an additional FIFO. A state machine processes such additional FIFO information and transfers the digital information to the different FIFO's at times controlled in each line by such additional FIFO- e.g. particular times in each line for the SIF and graphics and thereafter, for television and audio, at times unrelated to any times in such line. The graphics transfer is timed to substantially fill, but not overflow, in such line the limited capacity of the associated FIFO. Their limited capacities cause the television and audio FIFO's to stop receiving bytes when filled to particular limits. For a DRAM memory, information is transferred, dependent upon the tag bus information, in parallel between the controller, memory and FIFO's at the clock frequency. In a "Rambus" system, a bus common with the controller, memory and FIFO's provides control and timing bytes. The information in successive bytes transferred through the common bus to the controller, memory and FIFO's dependent upon such timing and control information in such bytes.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US21478794A | 1994-03-16 | 1994-03-16 | |
US214,787 | 1994-03-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2143490A1 true CA2143490A1 (en) | 1995-09-17 |
CA2143490C CA2143490C (en) | 2000-12-12 |
Family
ID=22800416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002143490A Expired - Fee Related CA2143490C (en) | 1994-03-16 | 1995-02-27 | Multimedia graphics system |
Country Status (5)
Country | Link |
---|---|
US (1) | US5640332A (en) |
EP (2) | EP1005010A3 (en) |
JP (1) | JPH0888710A (en) |
CA (1) | CA2143490C (en) |
DE (1) | DE69518778T2 (en) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5577258A (en) * | 1994-07-13 | 1996-11-19 | Bell Communications Research, Inc. | Apparatus and method for preprocessing multimedia presentations to generate a delivery schedule |
US5732279A (en) * | 1994-11-10 | 1998-03-24 | Brooktree Corporation | System and method for command processing or emulation in a computer system using interrupts, such as emulation of DMA commands using burst mode data transfer for sound or the like |
EP0791265B1 (en) * | 1994-11-10 | 2002-01-30 | Brooktree Corporation | System and method for generating video in a computer system |
US5598525A (en) | 1995-01-23 | 1997-01-28 | Cirrus Logic, Inc. | Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems |
US5877741A (en) * | 1995-06-07 | 1999-03-02 | Seiko Epson Corporation | System and method for implementing an overlay pathway |
US5805173A (en) * | 1995-10-02 | 1998-09-08 | Brooktree Corporation | System and method for capturing and transferring selected portions of a video stream in a computer system |
US5940610A (en) * | 1995-10-05 | 1999-08-17 | Brooktree Corporation | Using prioritized interrupt callback routines to process different types of multimedia information |
DE19541871A1 (en) * | 1995-11-09 | 1997-05-15 | Siemens Nixdorf Inf Syst | Personal computer system with the possibility of optional image output on a monitor or on a television set |
DE19546841C2 (en) * | 1995-12-15 | 2000-06-15 | Sican Gmbh | Multiple overlay with an overlay controller |
US5745700A (en) * | 1996-05-13 | 1998-04-28 | International Business Machines Corporation | Multi media video matrix address decoder |
US6308248B1 (en) * | 1996-12-31 | 2001-10-23 | Compaq Computer Corporation | Method and system for allocating memory space using mapping controller, page table and frame numbers |
US6201580B1 (en) * | 1997-03-31 | 2001-03-13 | Compaq Computer Corporation | Apparatus for supporting multiple video resources |
US6175891B1 (en) * | 1997-04-23 | 2001-01-16 | Micron Technology, Inc. | System and method for assigning addresses to memory devices |
US6184861B1 (en) | 1998-03-24 | 2001-02-06 | Ati Technologies, Inc. | Method and apparatus for processing video and graphics data utilizing intensity scaling |
US6157365A (en) * | 1998-03-24 | 2000-12-05 | Ati Technologies, Inc. | Method and apparatus for processing video and graphics data utilizing a higher sampling rate |
US7046308B1 (en) * | 1998-11-13 | 2006-05-16 | Hewlett-Packard Development Company, L.P. | Method and apparatus for transmitting digital television data |
US6192082B1 (en) * | 1998-11-13 | 2001-02-20 | Compaq Computer Corporation | Digital television data format conversion with automatic parity detection |
US6545683B1 (en) * | 1999-04-19 | 2003-04-08 | Microsoft Corporation | Apparatus and method for increasing the bandwidth to a graphics subsystem |
US6400642B1 (en) | 2000-03-24 | 2002-06-04 | Cypress Semiconductor Corp. | Memory architecture |
US6442697B1 (en) | 2000-03-24 | 2002-08-27 | Intel Corporation | Method and apparatus to control processor power and performance for single phase lock loop (PLL) processor systems |
US6240031B1 (en) | 2000-03-24 | 2001-05-29 | Cypress Semiconductor Corp. | Memory architecture |
KR100374646B1 (en) * | 2001-03-10 | 2003-03-03 | 삼성전자주식회사 | Image processing apparatus and method for performing picture in picture with frame rate conversion |
US6654021B2 (en) | 2001-05-18 | 2003-11-25 | Sun Microsystems, Inc. | Multi-channel, demand-driven display controller |
US6864900B2 (en) * | 2001-05-18 | 2005-03-08 | Sun Microsystems, Inc. | Panning while displaying a portion of the frame buffer image |
US7142778B2 (en) * | 2001-10-31 | 2006-11-28 | Etreppid Technologies, Llc. | Optical encoding of audio data |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5492015A (en) * | 1977-12-29 | 1979-07-20 | Matsushita Electric Ind Co Ltd | Color television image receiving unit |
US4486746A (en) * | 1981-11-24 | 1984-12-04 | Hughes Aircraft Company | Digital system for raster scan display of video and alpha-numerics with single bit map memory |
US4599611A (en) * | 1982-06-02 | 1986-07-08 | Digital Equipment Corporation | Interactive computer-based information display system |
US4496976A (en) * | 1982-12-27 | 1985-01-29 | Rockwell International Corporation | Reduced memory graphics-to-raster scan converter |
US4606068A (en) * | 1984-08-13 | 1986-08-12 | Recognition Equipment Incorporated | Video compressor for video format unit |
US4755937A (en) * | 1986-02-14 | 1988-07-05 | Prime Computer, Inc. | Method and apparatus for high bandwidth shared memory |
GB8614876D0 (en) * | 1986-06-18 | 1986-07-23 | Rca Corp | Display processors |
US4740832A (en) * | 1986-10-14 | 1988-04-26 | Technology, Inc., 64 | Image storage using separately scanned luminance and chrominance variables |
US4779144A (en) * | 1987-03-02 | 1988-10-18 | Technology Inc., 64 | Image storage using separately scanned luminance-detail and narrowband color-component variables |
US4745462A (en) * | 1987-03-02 | 1988-05-17 | Rca Corporation | Image storage using separately scanned color component variables |
US4907086A (en) * | 1987-09-04 | 1990-03-06 | Texas Instruments Incorporated | Method and apparatus for overlaying a displayable image with a second image |
US5250933A (en) * | 1989-03-02 | 1993-10-05 | Hewlett-Packard Company | Method and apparatus for the simultaneous display of one or more selected images |
US5097257A (en) * | 1989-12-26 | 1992-03-17 | Apple Computer, Inc. | Apparatus for providing output filtering from a frame buffer storing both video and graphics signals |
US5129036A (en) * | 1990-03-30 | 1992-07-07 | Computer Concepts Corporation | Broadcast digital sound processing system |
IL96808A (en) | 1990-04-18 | 1996-03-31 | Rambus Inc | Integrated circuit i/o using a high performance bus interface |
JPH05324821A (en) * | 1990-04-24 | 1993-12-10 | Sony Corp | High-resolution video and graphic display device |
US5274753A (en) * | 1990-05-24 | 1993-12-28 | Apple Computer, Inc. | Apparatus for distinguishing information stored in a frame buffer |
US5262861A (en) * | 1990-06-29 | 1993-11-16 | Sony Electronics Inc. | Computer controllable video synchronization and frame pulse signal generator |
US5274779A (en) * | 1990-07-26 | 1993-12-28 | Sun Microsystems, Inc. | Digital computer interface for simulating and transferring CD-I data including buffers and a control unit for receiving and synchronizing audio signals and subcodes |
US5327156A (en) * | 1990-11-09 | 1994-07-05 | Fuji Photo Film Co., Ltd. | Apparatus for processing signals representative of a computer graphics image and a real image including storing processed signals back into internal memory |
US5245322A (en) * | 1990-12-11 | 1993-09-14 | International Business Machines Corporation | Bus architecture for a multimedia system |
CA2055554C (en) * | 1990-12-11 | 1998-04-14 | John Monroe Dinwiddie, Jr. | Multimedia system |
AU651295B2 (en) * | 1991-04-08 | 1994-07-14 | Nec Corporation | CIF Converter with reduced multipliers |
US5192999A (en) * | 1991-04-25 | 1993-03-09 | Compuadd Corporation | Multipurpose computerized television |
US5283819A (en) * | 1991-04-25 | 1994-02-01 | Compuadd Corporation | Computing and multimedia entertainment system |
US5291187A (en) * | 1991-05-06 | 1994-03-01 | Compaq Computer Corporation | High-speed video display system |
EP0523299A1 (en) * | 1991-07-18 | 1993-01-20 | International Business Machines Corporation | System and method for combining multiple composite video signals |
US6088045A (en) * | 1991-07-22 | 2000-07-11 | International Business Machines Corporation | High definition multimedia display |
US5333299A (en) * | 1991-12-31 | 1994-07-26 | International Business Machines Corporation | Synchronization techniques for multimedia data streams |
US5369729A (en) * | 1992-03-09 | 1994-11-29 | Microsoft Corporation | Conversionless digital sound production |
US5297231A (en) * | 1992-03-31 | 1994-03-22 | Compaq Computer Corporation | Digital signal processor interface for computer system |
GB2271700B (en) * | 1992-04-10 | 1996-02-28 | Videologic Ltd | Multimedia display |
US5345554A (en) * | 1992-04-17 | 1994-09-06 | Intel Corporation | Visual frame buffer architecture |
US5432900A (en) * | 1992-06-19 | 1995-07-11 | Intel Corporation | Integrated graphics and video computer display system |
US5377018A (en) * | 1992-06-22 | 1994-12-27 | Media Vision | Video compression and decompression using block selection and subdivision |
US5402147A (en) * | 1992-10-30 | 1995-03-28 | International Business Machines Corporation | Integrated single frame buffer memory for storing graphics and video data |
US5367301A (en) * | 1992-11-10 | 1994-11-22 | Cd Rom, Inc. | Method and system for decoding digital audio files |
EP0601647B1 (en) * | 1992-12-11 | 1997-04-09 | Koninklijke Philips Electronics N.V. | System for combining multiple-format multiple-source video signals |
US5333135A (en) * | 1993-02-01 | 1994-07-26 | North American Philips Corporation | Identification of a data stream transmitted as a sequence of packets |
US5406306A (en) | 1993-02-05 | 1995-04-11 | Brooktree Corporation | System for, and method of displaying information from a graphics memory and a video memory on a display monitor |
-
1995
- 1995-02-14 DE DE69518778T patent/DE69518778T2/en not_active Expired - Fee Related
- 1995-02-14 EP EP00105015A patent/EP1005010A3/en not_active Withdrawn
- 1995-02-14 EP EP95102037A patent/EP0675478B1/en not_active Expired - Lifetime
- 1995-02-27 CA CA002143490A patent/CA2143490C/en not_active Expired - Fee Related
- 1995-03-15 JP JP7055925A patent/JPH0888710A/en active Pending
-
1996
- 1996-05-16 US US08/648,542 patent/US5640332A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP1005010A2 (en) | 2000-05-31 |
EP0675478B1 (en) | 2000-09-13 |
DE69518778D1 (en) | 2000-10-19 |
DE69518778T2 (en) | 2001-02-01 |
JPH0888710A (en) | 1996-04-02 |
EP1005010A3 (en) | 2001-10-24 |
CA2143490C (en) | 2000-12-12 |
US5640332A (en) | 1997-06-17 |
EP0675478A1 (en) | 1995-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2143490A1 (en) | Multimedia Graphics System | |
EP0374127B1 (en) | Electronic system for video display | |
US5434969A (en) | Video display system using memory with a register arranged to present an entire pixel at once to the display | |
US4639890A (en) | Video display system using memory with parallel and serial access employing selectable cascaded serial shift registers | |
US4723226A (en) | Video display system using serial/parallel access memories | |
US4688197A (en) | Control of data access to memory for improved video system | |
US6378030B1 (en) | Method and apparatus for processing video data | |
US4663735A (en) | Random/serial access mode selection circuit for a video memory system | |
US4689741A (en) | Video system having a dual-port memory with inhibited random access during transfer cycles | |
US4445137A (en) | Data modifier apparatus and method for machine vision systems | |
US5210639A (en) | Dual-port memory with inhibited random access during transfer cycles with serial access | |
US5608427A (en) | Interleaving pixel data for a memory display interface | |
JPS6292692A (en) | Multi-image display television receiver | |
WO1997024725A9 (en) | High performance universal multi-port internally cached dynamic random access memory system, architecture and method | |
EP0791265A2 (en) | System and method for generating video in a computer system | |
US20020188767A1 (en) | FIFO buffer that can read and/or write multiple and /or selectable number of data words per bus cycle | |
US6920510B2 (en) | Time sharing a single port memory among a plurality of ports | |
US4720819A (en) | Method and apparatus for clearing the memory of a video computer | |
EP0398510A3 (en) | Video random access memory | |
US6868096B1 (en) | Data multiplexing apparatus having single external memory | |
EP0840520B1 (en) | Circuitry for identifying packets of digital data | |
EP0521677A1 (en) | Parallel to serial data transfer system | |
KR0133078B1 (en) | Synchronous dynamic random access memory device and recording method thereby | |
US5717899A (en) | System for writing words into memory in first order and concurrently reading words from memory in second order based on input output ranks of words | |
JP2751143B2 (en) | Image processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed | ||
MKLA | Lapsed |
Effective date: 20060227 |