CA2230903C - Mounting assembly of integrated circuit device and method for production thereof - Google Patents
Mounting assembly of integrated circuit device and method for production thereof Download PDFInfo
- Publication number
- CA2230903C CA2230903C CA002230903A CA2230903A CA2230903C CA 2230903 C CA2230903 C CA 2230903C CA 002230903 A CA002230903 A CA 002230903A CA 2230903 A CA2230903 A CA 2230903A CA 2230903 C CA2230903 C CA 2230903C
- Authority
- CA
- Canada
- Prior art keywords
- circuit device
- integrated circuit
- holes
- substrate
- mounting assembly
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Abstract
A mounting assembly of an integrated circuit device includes an integrated circuit device having pads on its lower side, through holes formed in a mounting substrate at positions opposed to the pads of the integrated circuit device, and solders for connecting the pads of the integrated circuit device with the through holes. An electrode is provided on the inside wall of each through hole, and the mounting substrate includes therein wirings connected to the electrodes. The solder is filled into the through holes to such an extent that the solder filled in the through holes can be visually checked from the lower side of the substrate.
Description
Mc7UNTING ASSEMBLY OF INTEGRATED CIRCUIT DEVICE
AND METHOD FOR PRODUCTION THEREOF
BACKGROUND OF THE INVENTION
1. Field of the Invention:
The present invention relates to mounting assemblies of integrated circuit devices and methods for production thereof and more particularly, to a mounting assembly of an integrated circuit device in which an interconnection between an integrated circuit device and a mounting substrate is not exposed and also to a method for production thereof.
AND METHOD FOR PRODUCTION THEREOF
BACKGROUND OF THE INVENTION
1. Field of the Invention:
The present invention relates to mounting assemblies of integrated circuit devices and methods for production thereof and more particularly, to a mounting assembly of an integrated circuit device in which an interconnection between an integrated circuit device and a mounting substrate is not exposed and also to a method for production thereof.
2. Description of the Related Art:
An example of this type of prior art mounting assemblies of integrated circuit devices is disclosed in PCT International Publication Number 6-504408/94.
In Fig. 13 of the above Publication, a semiconductor chip assembly includes an integrated circuit device having a plurality of input/output terminals provided on the periphery of its top surface and a sheetlike interposer which is mounted on the integrated circuit device and has a plurality of bonding terminals provided on its periphery and connected to the plurality of input/output terminals of the integrated circuit device respectively. Provided on the s:heetlike interposer are a plurality of terminals for external connection which are connected to the plurality of bonding terminals through wires, respectively. The input/output terminals of the integrated circuit device and the plurality of bonding terminals of the sheetlike interposer are interconnected by respective bonding wires.
The above prior art has such a problem that, since the input/output terminals of the integrated circuit device and the plurality of bonding terminals of the sheet:like interposer are interconnected by respective bonding wires, the bonding wires are externally exposed.
This leads to another problem that the bonding tends to be easily separated, resulting in reduced reliability of package.
In addition, since the bonding wires connecting the plurality of input/output terminals of the integrated circuit device and the plurality of bonding terminals of the sheetlike interposer are provided separately, a long manufacturing period of time is required.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a mounting assembly of an integrated circuit :?5 device which can avoid exposure of an interconnection between the integrated circuit device and a wiring substrate on which the integrated circuit device to be mounted.
Another object of the present invention is to provide a mounting assembly of an integrated circuit device in which interconnections between a plurality of input/output terminals of the integrated circuit device and a plurality of connecting terminals of a wiring substrate on which the integrated circuit device is to be mounted can be carried out simultaneously.
Yet another object of the present invention is to provide a mounting assembly of an integrated circuit device which can realize a firm interconnection between the integrated circuit device and a wiring substrate on which the integrated circuit device is to be mounted.
A further object: of the present invention is to provide a mounting assembly of an integrated circuit devicein which interconnections between theintegrated circuit device and a wiring substrate, on which the integrated circuit device is to be mounted, can be easily, visually observed.
In accordance with an aspect of the present invention, the above objects can be attained by providing a mounting assembly of an integrated circuit device which comprises the integrated circuit device :25 having input/output terminals on its underside surface, a substrate, on which the device is mounted, through-holes formed in a substrate at positions opposed to the input/output terminals of the integrated circuit device, and a connecting member for connecting the input/output terminals of the integrated circuit device and the through-holes.
The mounting assembly of the integrated circuit device has electrodes provided in the through-holes, wire's connected to the electrodes, and a plurality of terminals provided on the bottom side of the substrate to be=_ connected to the wires. The plurality of terminals are arranged in a lattice form.
As a connecting member, solder or electrically conductive resin may be employed.
Further, the substrate may have an external size smal7_er than or the same as the integrated circuit device, the connecting member may be exposed externally from the through-holes, and the connecting member exposed externally from the through-holes may be used as a conns~cting terminal.
In accordance with another aspect of the present invention, there is provided a method for manufacturing a mounting assembly of an integrated circuit device which includes the integrated circuit device having a plurality of input/output terminals provided on its underside and a substrate, in which, through-holes are provided at positions opposed to the input/output terminals of the integrated circuit device, said method comprising the steps of providing solder for each of the plurality of input/output terminals of the integrated circuit device, aligning the plurality of through-holes of the 5 substrate with the plurality of input/output terminals of the integrated circuit device, and heating the integrated circuit device and substrate to melt the solder.
In accordance with a further aspect of the present invention, there is provided a method for manufacturing a mounting assembly of an integrated circuit device which includes the integrated circuit device having a plurality of input/output terminals provided on its bottom side and a substrate, in which through-holes are provided at positions opposed to the input/output terminals of the integrated circuit device, said method comprising the steps of providing a connecting member to each of the plurality of input/output terminals of the integrated circuit device, aligning the plurality of through-holes of the substrate with the plurality of input/output terminals of the integrated circuit device, and simultaneously effecting all the interconnections between the plurality of input/output terminals of the integrated circuit device and the plurality of through-holes of the substrate.
In accordance with the present invention there is provided a mounting assembly comprising: an integrated circuit device having a plurality of input/output terminals on one side thereof; a substrate for mounting said integrated circuit device; a plurality of through-holes provided in said substrate at positions corresponding to said plurality of input/output terminals of said integrated circuit device; a plurality of connecting members connecting said integrated circuit device to said substrate, wherein each of said plurality of connecting members extends from a respective one of said plurality of input/output terminals directly into a respective one of said 5a plurality of through-holes to substantially occupy a respective through hole, and wherein each of said plurality of connecting members is electrically conductive; and a plurality of electrodes, wherein each of said plurality of electrodes is provided in a respective one of said plurality of through-holes, wherein wires provided in said substrate are connected to each of said plurality of electrodes, wherein an inner circumferential surface of each of said plurality of electrodes is in contact with a respective one of said plurality of connecting members, wherein an outer circumferential surface of each of said plurality of electrodes is in contact with an inner surface of said through-holes, and wherein said wires are connected to said outer circumferential surface of each of said plurality of electrodes.
In accordance with the present invention there is further provided a method for manufacturing a mounting assembly of an integrated circuit device including an integrated circuit device having a plurality of input/output terminals on its lower side and a substrate having therein through-holes at positions opposed to said input/output terminals of said integrated circuit device, comprising the steps of: forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing solder to each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and heating said integrated circuit device and substrate to melt said solder.
In accordance with the present invention there is further provided a method for manufacturing a mounting assembly of an integrated circuit device including an integrated circuit device having a plurality of input/output terminals on its 5b lower side and a substrate having therein through-holes at positions opposed to said input/output terminals of said integrated circuit device, comprising the steps of: forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing a connecting member for each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and simultaneously connecting said input/output terminals of said integrated circuit device with said through-holes of said substrate by means of said connecting member.
The above and other objects, features, and advantages of the present invention will become apparent from the following description referring to the accompanying drawings which illustrate an example of a preferred embodiment of the present invention.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a cross-sectional view of a mounting assembly of an integrated circuit device in accordance with a first embodiment of the present invention;
Fig. 2 shows a method for fabricating the mounting assembly of the embodiment; and F:ig. 3 is a cross-sectional view of a mounting assembly of an integrated circuit device in accordance with the second embodiment of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
A mounting assembly of an integrated circuit device and a method for production thereof in accordance with an embodiment of the present invention will be explained in detail with reference to the accompanying drawings.
Referring first to Fig. 1, there is shown an embodiment of a mounting assembly of an integrated circuit device in accordance with the present invention, :Z5 which includes an integrated circuit device 1 and a mounting substrate 2.
An example of this type of prior art mounting assemblies of integrated circuit devices is disclosed in PCT International Publication Number 6-504408/94.
In Fig. 13 of the above Publication, a semiconductor chip assembly includes an integrated circuit device having a plurality of input/output terminals provided on the periphery of its top surface and a sheetlike interposer which is mounted on the integrated circuit device and has a plurality of bonding terminals provided on its periphery and connected to the plurality of input/output terminals of the integrated circuit device respectively. Provided on the s:heetlike interposer are a plurality of terminals for external connection which are connected to the plurality of bonding terminals through wires, respectively. The input/output terminals of the integrated circuit device and the plurality of bonding terminals of the sheetlike interposer are interconnected by respective bonding wires.
The above prior art has such a problem that, since the input/output terminals of the integrated circuit device and the plurality of bonding terminals of the sheet:like interposer are interconnected by respective bonding wires, the bonding wires are externally exposed.
This leads to another problem that the bonding tends to be easily separated, resulting in reduced reliability of package.
In addition, since the bonding wires connecting the plurality of input/output terminals of the integrated circuit device and the plurality of bonding terminals of the sheetlike interposer are provided separately, a long manufacturing period of time is required.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a mounting assembly of an integrated circuit :?5 device which can avoid exposure of an interconnection between the integrated circuit device and a wiring substrate on which the integrated circuit device to be mounted.
Another object of the present invention is to provide a mounting assembly of an integrated circuit device in which interconnections between a plurality of input/output terminals of the integrated circuit device and a plurality of connecting terminals of a wiring substrate on which the integrated circuit device is to be mounted can be carried out simultaneously.
Yet another object of the present invention is to provide a mounting assembly of an integrated circuit device which can realize a firm interconnection between the integrated circuit device and a wiring substrate on which the integrated circuit device is to be mounted.
A further object: of the present invention is to provide a mounting assembly of an integrated circuit devicein which interconnections between theintegrated circuit device and a wiring substrate, on which the integrated circuit device is to be mounted, can be easily, visually observed.
In accordance with an aspect of the present invention, the above objects can be attained by providing a mounting assembly of an integrated circuit device which comprises the integrated circuit device :25 having input/output terminals on its underside surface, a substrate, on which the device is mounted, through-holes formed in a substrate at positions opposed to the input/output terminals of the integrated circuit device, and a connecting member for connecting the input/output terminals of the integrated circuit device and the through-holes.
The mounting assembly of the integrated circuit device has electrodes provided in the through-holes, wire's connected to the electrodes, and a plurality of terminals provided on the bottom side of the substrate to be=_ connected to the wires. The plurality of terminals are arranged in a lattice form.
As a connecting member, solder or electrically conductive resin may be employed.
Further, the substrate may have an external size smal7_er than or the same as the integrated circuit device, the connecting member may be exposed externally from the through-holes, and the connecting member exposed externally from the through-holes may be used as a conns~cting terminal.
In accordance with another aspect of the present invention, there is provided a method for manufacturing a mounting assembly of an integrated circuit device which includes the integrated circuit device having a plurality of input/output terminals provided on its underside and a substrate, in which, through-holes are provided at positions opposed to the input/output terminals of the integrated circuit device, said method comprising the steps of providing solder for each of the plurality of input/output terminals of the integrated circuit device, aligning the plurality of through-holes of the 5 substrate with the plurality of input/output terminals of the integrated circuit device, and heating the integrated circuit device and substrate to melt the solder.
In accordance with a further aspect of the present invention, there is provided a method for manufacturing a mounting assembly of an integrated circuit device which includes the integrated circuit device having a plurality of input/output terminals provided on its bottom side and a substrate, in which through-holes are provided at positions opposed to the input/output terminals of the integrated circuit device, said method comprising the steps of providing a connecting member to each of the plurality of input/output terminals of the integrated circuit device, aligning the plurality of through-holes of the substrate with the plurality of input/output terminals of the integrated circuit device, and simultaneously effecting all the interconnections between the plurality of input/output terminals of the integrated circuit device and the plurality of through-holes of the substrate.
In accordance with the present invention there is provided a mounting assembly comprising: an integrated circuit device having a plurality of input/output terminals on one side thereof; a substrate for mounting said integrated circuit device; a plurality of through-holes provided in said substrate at positions corresponding to said plurality of input/output terminals of said integrated circuit device; a plurality of connecting members connecting said integrated circuit device to said substrate, wherein each of said plurality of connecting members extends from a respective one of said plurality of input/output terminals directly into a respective one of said 5a plurality of through-holes to substantially occupy a respective through hole, and wherein each of said plurality of connecting members is electrically conductive; and a plurality of electrodes, wherein each of said plurality of electrodes is provided in a respective one of said plurality of through-holes, wherein wires provided in said substrate are connected to each of said plurality of electrodes, wherein an inner circumferential surface of each of said plurality of electrodes is in contact with a respective one of said plurality of connecting members, wherein an outer circumferential surface of each of said plurality of electrodes is in contact with an inner surface of said through-holes, and wherein said wires are connected to said outer circumferential surface of each of said plurality of electrodes.
In accordance with the present invention there is further provided a method for manufacturing a mounting assembly of an integrated circuit device including an integrated circuit device having a plurality of input/output terminals on its lower side and a substrate having therein through-holes at positions opposed to said input/output terminals of said integrated circuit device, comprising the steps of: forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing solder to each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and heating said integrated circuit device and substrate to melt said solder.
In accordance with the present invention there is further provided a method for manufacturing a mounting assembly of an integrated circuit device including an integrated circuit device having a plurality of input/output terminals on its 5b lower side and a substrate having therein through-holes at positions opposed to said input/output terminals of said integrated circuit device, comprising the steps of: forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing a connecting member for each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and simultaneously connecting said input/output terminals of said integrated circuit device with said through-holes of said substrate by means of said connecting member.
The above and other objects, features, and advantages of the present invention will become apparent from the following description referring to the accompanying drawings which illustrate an example of a preferred embodiment of the present invention.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a cross-sectional view of a mounting assembly of an integrated circuit device in accordance with a first embodiment of the present invention;
Fig. 2 shows a method for fabricating the mounting assembly of the embodiment; and F:ig. 3 is a cross-sectional view of a mounting assembly of an integrated circuit device in accordance with the second embodiment of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
A mounting assembly of an integrated circuit device and a method for production thereof in accordance with an embodiment of the present invention will be explained in detail with reference to the accompanying drawings.
Referring first to Fig. 1, there is shown an embodiment of a mounting assembly of an integrated circuit device in accordance with the present invention, :Z5 which includes an integrated circuit device 1 and a mounting substrate 2.
The integrated circuit device 1 is provided on its bottom surface with a plurality of pads 11 for signal inpu.t/output or for power input. The pads 11 are arranged in rows along the periphery of the integrated circuit device 1. The pads 11 are made of copper or nickel.
The mounting substrate 2 has therein wires 21, a plurality of through holes 22 and external terminals 23. The outside size of the mounting substrate 2 are made smaller than or equal to that of the integrated circuit device 1. The integrated circuit device 1 is mounted on the upper surface of the mounting substrate 2.
The mounting substrate 2 comprises a laminate made up of a plurality of insulating layers and a plurality of wiring layers. By stacking these insulating layers and wiring layers, a desired arrangement of wires 21 is formed in the mounting substrate 2. The insulating layers are made of preferably material having thermal expansion coefficient of the same as or similar to that of the integrated circuit device 1 . More specifically, the material of the insulating layers is ceramic, while the material of the wiring layers is copper.
The through holes 22 each are disposed so as to be opposed to respective pads 11 provided on the integrated circuit device 1. The through holes 22 are formed so as to have a diameter of the same as or similar to that of the pads 11 of the integrated circuit device 1. More specifically the through holes 22 each have a diameter of 0.2 mm. A metallized electrode 24 is formed over the side surface of each of the through holes 22.
The through holes 22 each are filled with solder 25.
The electrodes 24 are connected to the wires 21 in th,e mounting substrate 2 . Each of the electrodes 24 , which is formed by plating the inside wall of the through hole, 22 with copper, has a thickness of 1 micron.
The external terminals 23 are arranged, on a lattice pattern, on the lower surface of the mounting substrate 2. The external terminals 23 are electrically connected respectively to the pads 11 of the integrated circuit device 1 through the wires 21, electrodes 24 and through-holes 22, respectively. That is, signals inputted from the external terminals 23 are transmitted to the integrated circuit device 1 through the wires 21 , electrodes 24 , solders 25 and pads 11 of the integrated circuit device 1.
The solder 25 interconnects electrically and mechanically the electrodes 24 provided on the inside surface of the through hole 22 and the pad 11 of the integrated circuit device 1. The solder 25 is filled :Z5 into the through holes 22 to such an extent that the solder can be visually checked from the lower side of the mounting substrate 2. More preferably, the solder is filled so as to be exposed from the lower surface of the mounting substrate 2, and the solder 25 is made of Sn/Pb alloy.
Thus, in accordance with the present embodiment, the mounting substrate 2 to be mounted with the integrated circuit device 1 is provided with the through holes 22 at positions opposed to the pads 11 of the integrated circuit device 1 to connect the pads 11 to the through holes 22. Thus, the interconnection between the integrated circuit device 1 and the mounting substrate 2 is not exposed to the outside, with the result that the reliability of the connection can be improved.
Further, since the solder 25 filled into the through holes 22 can be observed from the lower side of the mounting substrate 2, and the connection between the pads 11 of the integrated circuit device 1 and the through holes 22 of the mounting substrate 2 can be :?0 checked .
Detailed explanation will next be made as to the method for fabricating the mounting assembly of the integrated circuit device of the present invention, by referring the drawings. The fabricating method of the present invention is featured by a step of simuli:aneously interconnecting a plurality of pads 11 7470-64 v of the integrated circuit device 1 and through-holes 22 of the mounting substrate 2 by means of a connecting member.
Referring to a first step of Fig. 2 (a) , solder 25 is provided for each of the pads 11 provided on the lower surface of the integrated circuit device 1. The solder 25 is preferably comprised of a solder ball . The amount of each solder 25 is such that each through hole 22 of the mounting substrate 2 can be sufficiently filled with the solder.
Referring next to a second step of Fig. 2 (b) , an alignment between the integrated circuit device 1 and the mounting substrate 2 is carried out. More in detail , the integrated circuit device 1 is positioned on the mounting substrate 2 so that the pads 11 on the lower side of the integrated circuit device 1 are opposed to the through holes 22 provided in the mounting substrate 2.
Referring to a third step of Fig. 2(c), both the integrated circuit device 1 and mounting substrate 2 are heated to melt the solders 25. The solders 25 are melted and filled into the through holes 22, so that the integrated circuit device 1 is electrically and mechanically connected to the mounting substrate 2.
In accordance with the method for producing the mounting assembly of the integrated circuit device of the foregoing embodiment, since the solders 25 is melted to connect the integrated circuit device 1 to the mounting substrate 2 by heating the whole of the mounting substrate 2 having there on the integrated circuit device 1, simultaneous connection can be realized between the pads 11 of the integrated circuit device 1 and the through holes 22.
Explanation will be then made in detail as to a second embodiment of the present invention, by referring to Fig. 3. The second embodiment of the present invention is featured in that the pads 11 provided on the lower side of the integrated circuit device 1 are electrically and mechanically connected to the through holes 22 of the mounting substrate 2 using electrically conductive resin. Other arrangement is substantially the same as that of the first embodiment.
Referring to Fig. 3, a conductive resin 3 is filled into Each of through holes 22. The conductive resin 3 .?0 electrically connects the pad 11 of the integrated circuit device 1 and an electrode 24 provided on the inside=_ wall of the through holes 22. The conductive resin 3 is for example epoxy resin. Employment of the conductive resin 3 restrains amounts of heat applied to the integrated circuit device 1 and mounting substrate 2 as compared with solder.
A method for producing the mounting assembly of the integrated circuit device in accordance with the second embodiment of the present invention will next be explained with reference to Fig. 3.
The electrically conductive resin 3 is applied beforehand onto the pads 11 of the integrated circuit device 1. The conductive resin 3 is filled into the through holes 22 of the mounting substrate 2 beforehand.
Next, the integrated circuit device 1 and mounting :LO substrate 2 are oppositely positioned so that the pads 11 of the mounting substrate 2 are aligned with through holes 22 filled with the conductive resin 3 respectively.
In th~a case that the conductive resin 3 is such thermosetting resin as epoxy resin, when heated, the :L5 pads :11 are connected simultaneously to the through holes 22, respectively.
Consequently, since the interconnection between the integrated circuit device 1 and mounting substrate 2 can be realized at low temperature in the present ~'.0 embod_~ment, any warpage of the mounting substrate 2 can be re:ctrained, connection reliability can be improved and the amount of heat necessary to be applied to the integi°ated circuit device 1 can be reduced.
~~lthough a plurality of insulating layers and a 2'5 plurality of wiring layers are stacked on the mounting substrate 2 in the foregoing embodiments, the substrate may b~e made up of a single insulating layer and a single wiring layer provided thereon. In that case, a desired wiring is formed by the use of a single wiring layer.
With such an assembly, since the thickness of the mounting substrate 2 in the stacking direction thereof can be reduced, the mounting height of the integrated circuit device can be advantageously reduced.
Though the insulating layers of the mounting substrate 2 are made of ceramic in the foregoing embodiments, the material of the insulating layers is not limited to the above example and the insulating layer may comprise such a flexible material as a polyimide film.
In the foregoing embodiments, further, a solder 25 exposed from the lower side of the mounting substrate 2 may be used as an electrode. Signals inputted from the electrodes 25 comprising exposed solder are transmitted to the pads 11 of the integrated circuit device 1 through the filled solder of the through holes 22. .Such electrodes can be used more preferably as grounding electrodes, since the grounding electrodes have .a width larger than that of the other wiring 21.
In the mounting assembly of the integrated circuit device of the present invention, it will be appreciated :Z5 from the foregoing explanation that the mounting assembly having the integrated circuit device mounted thereon is provided with the through-holes at such positions as to be opposed to the input/output terminals provided on the lower side of the integrated circuit device to connect the input/output terminals of the integrated circuit device with the through-holes, whereby the interconnection between the integrated circuit device and mounting substrate can be prevented from being outwardly exposed, thereby improving the interconnection reliability.
Further, the connection between the input/output terminals of the integrated circuit device and the through-holes of the mounting substrate can be checked by observing the solder or conductive resin filled in the through-holes from the lower side of the mounting substrate.
In accordance with the method for producing the mounting assembly of the integrated circuit device of the present invention, since the integrated circuit device can be connected to the mounting substrate by :20 heating the whole of the mounting substrate having the integrated circuit device mounted thereon to melt the solder or to thermally set the resin, the connections between input/output terminals of the integrated circuit device and through holes can be simultaneously :?5 effected.
It is to be understood that variations and modifications of embodiments of the invention disclosed herein will be evident to those skilled in the art. It is intended that all such modifications and variations be included within the scope of the appended claims.
The mounting substrate 2 has therein wires 21, a plurality of through holes 22 and external terminals 23. The outside size of the mounting substrate 2 are made smaller than or equal to that of the integrated circuit device 1. The integrated circuit device 1 is mounted on the upper surface of the mounting substrate 2.
The mounting substrate 2 comprises a laminate made up of a plurality of insulating layers and a plurality of wiring layers. By stacking these insulating layers and wiring layers, a desired arrangement of wires 21 is formed in the mounting substrate 2. The insulating layers are made of preferably material having thermal expansion coefficient of the same as or similar to that of the integrated circuit device 1 . More specifically, the material of the insulating layers is ceramic, while the material of the wiring layers is copper.
The through holes 22 each are disposed so as to be opposed to respective pads 11 provided on the integrated circuit device 1. The through holes 22 are formed so as to have a diameter of the same as or similar to that of the pads 11 of the integrated circuit device 1. More specifically the through holes 22 each have a diameter of 0.2 mm. A metallized electrode 24 is formed over the side surface of each of the through holes 22.
The through holes 22 each are filled with solder 25.
The electrodes 24 are connected to the wires 21 in th,e mounting substrate 2 . Each of the electrodes 24 , which is formed by plating the inside wall of the through hole, 22 with copper, has a thickness of 1 micron.
The external terminals 23 are arranged, on a lattice pattern, on the lower surface of the mounting substrate 2. The external terminals 23 are electrically connected respectively to the pads 11 of the integrated circuit device 1 through the wires 21, electrodes 24 and through-holes 22, respectively. That is, signals inputted from the external terminals 23 are transmitted to the integrated circuit device 1 through the wires 21 , electrodes 24 , solders 25 and pads 11 of the integrated circuit device 1.
The solder 25 interconnects electrically and mechanically the electrodes 24 provided on the inside surface of the through hole 22 and the pad 11 of the integrated circuit device 1. The solder 25 is filled :Z5 into the through holes 22 to such an extent that the solder can be visually checked from the lower side of the mounting substrate 2. More preferably, the solder is filled so as to be exposed from the lower surface of the mounting substrate 2, and the solder 25 is made of Sn/Pb alloy.
Thus, in accordance with the present embodiment, the mounting substrate 2 to be mounted with the integrated circuit device 1 is provided with the through holes 22 at positions opposed to the pads 11 of the integrated circuit device 1 to connect the pads 11 to the through holes 22. Thus, the interconnection between the integrated circuit device 1 and the mounting substrate 2 is not exposed to the outside, with the result that the reliability of the connection can be improved.
Further, since the solder 25 filled into the through holes 22 can be observed from the lower side of the mounting substrate 2, and the connection between the pads 11 of the integrated circuit device 1 and the through holes 22 of the mounting substrate 2 can be :?0 checked .
Detailed explanation will next be made as to the method for fabricating the mounting assembly of the integrated circuit device of the present invention, by referring the drawings. The fabricating method of the present invention is featured by a step of simuli:aneously interconnecting a plurality of pads 11 7470-64 v of the integrated circuit device 1 and through-holes 22 of the mounting substrate 2 by means of a connecting member.
Referring to a first step of Fig. 2 (a) , solder 25 is provided for each of the pads 11 provided on the lower surface of the integrated circuit device 1. The solder 25 is preferably comprised of a solder ball . The amount of each solder 25 is such that each through hole 22 of the mounting substrate 2 can be sufficiently filled with the solder.
Referring next to a second step of Fig. 2 (b) , an alignment between the integrated circuit device 1 and the mounting substrate 2 is carried out. More in detail , the integrated circuit device 1 is positioned on the mounting substrate 2 so that the pads 11 on the lower side of the integrated circuit device 1 are opposed to the through holes 22 provided in the mounting substrate 2.
Referring to a third step of Fig. 2(c), both the integrated circuit device 1 and mounting substrate 2 are heated to melt the solders 25. The solders 25 are melted and filled into the through holes 22, so that the integrated circuit device 1 is electrically and mechanically connected to the mounting substrate 2.
In accordance with the method for producing the mounting assembly of the integrated circuit device of the foregoing embodiment, since the solders 25 is melted to connect the integrated circuit device 1 to the mounting substrate 2 by heating the whole of the mounting substrate 2 having there on the integrated circuit device 1, simultaneous connection can be realized between the pads 11 of the integrated circuit device 1 and the through holes 22.
Explanation will be then made in detail as to a second embodiment of the present invention, by referring to Fig. 3. The second embodiment of the present invention is featured in that the pads 11 provided on the lower side of the integrated circuit device 1 are electrically and mechanically connected to the through holes 22 of the mounting substrate 2 using electrically conductive resin. Other arrangement is substantially the same as that of the first embodiment.
Referring to Fig. 3, a conductive resin 3 is filled into Each of through holes 22. The conductive resin 3 .?0 electrically connects the pad 11 of the integrated circuit device 1 and an electrode 24 provided on the inside=_ wall of the through holes 22. The conductive resin 3 is for example epoxy resin. Employment of the conductive resin 3 restrains amounts of heat applied to the integrated circuit device 1 and mounting substrate 2 as compared with solder.
A method for producing the mounting assembly of the integrated circuit device in accordance with the second embodiment of the present invention will next be explained with reference to Fig. 3.
The electrically conductive resin 3 is applied beforehand onto the pads 11 of the integrated circuit device 1. The conductive resin 3 is filled into the through holes 22 of the mounting substrate 2 beforehand.
Next, the integrated circuit device 1 and mounting :LO substrate 2 are oppositely positioned so that the pads 11 of the mounting substrate 2 are aligned with through holes 22 filled with the conductive resin 3 respectively.
In th~a case that the conductive resin 3 is such thermosetting resin as epoxy resin, when heated, the :L5 pads :11 are connected simultaneously to the through holes 22, respectively.
Consequently, since the interconnection between the integrated circuit device 1 and mounting substrate 2 can be realized at low temperature in the present ~'.0 embod_~ment, any warpage of the mounting substrate 2 can be re:ctrained, connection reliability can be improved and the amount of heat necessary to be applied to the integi°ated circuit device 1 can be reduced.
~~lthough a plurality of insulating layers and a 2'5 plurality of wiring layers are stacked on the mounting substrate 2 in the foregoing embodiments, the substrate may b~e made up of a single insulating layer and a single wiring layer provided thereon. In that case, a desired wiring is formed by the use of a single wiring layer.
With such an assembly, since the thickness of the mounting substrate 2 in the stacking direction thereof can be reduced, the mounting height of the integrated circuit device can be advantageously reduced.
Though the insulating layers of the mounting substrate 2 are made of ceramic in the foregoing embodiments, the material of the insulating layers is not limited to the above example and the insulating layer may comprise such a flexible material as a polyimide film.
In the foregoing embodiments, further, a solder 25 exposed from the lower side of the mounting substrate 2 may be used as an electrode. Signals inputted from the electrodes 25 comprising exposed solder are transmitted to the pads 11 of the integrated circuit device 1 through the filled solder of the through holes 22. .Such electrodes can be used more preferably as grounding electrodes, since the grounding electrodes have .a width larger than that of the other wiring 21.
In the mounting assembly of the integrated circuit device of the present invention, it will be appreciated :Z5 from the foregoing explanation that the mounting assembly having the integrated circuit device mounted thereon is provided with the through-holes at such positions as to be opposed to the input/output terminals provided on the lower side of the integrated circuit device to connect the input/output terminals of the integrated circuit device with the through-holes, whereby the interconnection between the integrated circuit device and mounting substrate can be prevented from being outwardly exposed, thereby improving the interconnection reliability.
Further, the connection between the input/output terminals of the integrated circuit device and the through-holes of the mounting substrate can be checked by observing the solder or conductive resin filled in the through-holes from the lower side of the mounting substrate.
In accordance with the method for producing the mounting assembly of the integrated circuit device of the present invention, since the integrated circuit device can be connected to the mounting substrate by :20 heating the whole of the mounting substrate having the integrated circuit device mounted thereon to melt the solder or to thermally set the resin, the connections between input/output terminals of the integrated circuit device and through holes can be simultaneously :?5 effected.
It is to be understood that variations and modifications of embodiments of the invention disclosed herein will be evident to those skilled in the art. It is intended that all such modifications and variations be included within the scope of the appended claims.
:L 5 a? D
2. 5
2. 5
Claims (18)
1. A mounting assembly comprising:
an integrated circuit device having a plurality of input/output terminals on one side thereof;
a substrate for mounting said integrated circuit device;
a plurality of through-holes provided in said substrate at positions corresponding to said plurality of input/output terminals of said integrated circuit device;
a plurality of connecting members connecting said integrated circuit device to said substrate, wherein each of said plurality of connecting members extends from a respective one of said plurality of input/output terminals directly into a respective one of said plurality of through-holes to substantially occupy a respective through hole, and wherein each of said plurality of connecting members is electrically conductive; and a plurality of electrodes, wherein each of said plurality of electrodes is provided in a respective one of said plurality of through-holes, wherein wires provided in said substrate are connected to each of said plurality of electrodes, wherein an inner circumferential surface of each of said plurality of electrodes is in contact with a respective one of said plurality of connecting members, wherein an outer circumferential surface of each of said plurality of electrodes is in contact with an inner surface of said through-holes, and wherein said wires are connected to said outer circumferential surface of each of said plurality of electrodes.
an integrated circuit device having a plurality of input/output terminals on one side thereof;
a substrate for mounting said integrated circuit device;
a plurality of through-holes provided in said substrate at positions corresponding to said plurality of input/output terminals of said integrated circuit device;
a plurality of connecting members connecting said integrated circuit device to said substrate, wherein each of said plurality of connecting members extends from a respective one of said plurality of input/output terminals directly into a respective one of said plurality of through-holes to substantially occupy a respective through hole, and wherein each of said plurality of connecting members is electrically conductive; and a plurality of electrodes, wherein each of said plurality of electrodes is provided in a respective one of said plurality of through-holes, wherein wires provided in said substrate are connected to each of said plurality of electrodes, wherein an inner circumferential surface of each of said plurality of electrodes is in contact with a respective one of said plurality of connecting members, wherein an outer circumferential surface of each of said plurality of electrodes is in contact with an inner surface of said through-holes, and wherein said wires are connected to said outer circumferential surface of each of said plurality of electrodes.
2. A mounting assembly of integrated circuit device as claimed in claim 1, further comprising terminals provided on the lower side of said substrate so as to be connected to said wires.
3. A mounting assembly of integrated circuit device as claimed in claim 2, wherein said terminals are arranged on a lattice pattern.
4. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting members are comprised of solder.
5. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting member is electrically conductive resin.
6. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said substrate has an outside size smaller than or the same as that of said integrated circuit device.
7. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting member is exposed outwardly from said through-holes.
8. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting member exposed outwardly from said through-holes is used as a connecting terminal.
9. A mounting assembly of integrated circuit device as claimed in claim 1, wherein an electrode is provided in each of said through-holes and wires provided in said substrate are connected to said electrode.
10. A mounting assembly of integrated circuit device as claimed in claim 9 wherein said terminals are provided on said substrate so as to be connected to said wires.
11. A mounting assembly of integrated circuit device as claimed in claim 10, wherein said terminals are arranged on a lattice pattern.
12. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting members are comprised of solder.
13. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting member is electrically conductive resin.
14. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said substrate has an outside size smaller than or the same as that of said integrated circuit device.
15. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting member is exposed outwardly from said through-holes.
16. A mounting assembly of integrated circuit device as claimed in claim 1, wherein said connecting member exposed outwardly from said through-holes is used as a connecting terminal.
17. A method for manufacturing a mounting assembly of an integrated circuit device including an integrated circuit device having a plurality of input/output terminals on its lower side and a substrate having therein through-holes at positions opposed to said input/output terminals of said integrated circuit device, comprising the steps of:
forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing solder to each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and heating said integrated circuit device and substrate to melt said solder.
forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing solder to each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and heating said integrated circuit device and substrate to melt said solder.
18. A method for manufacturing a mounting assembly of an integrated circuit device including an integrated circuit device having a plurality of input/output terminals on its lower side and a substrate having therein through-holes at positions opposed to said input/output terminals of said integrated circuit device, comprising the steps of:
forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing a connecting member for each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and simultaneously connecting said input/output terminals of said integrated circuit device with said through-holes of said substrate by means of said connecting member.
forming in said substrate through-holes each having a diameter equal to or substantially equal to that of said input/output terminals of said integral circuit device, providing a connecting member for each of said input/output terminals of said integrated circuit device, positioning said through-holes of said substrate in opposition to said input/output terminals of said integrated circuit device respectively, and simultaneously connecting said input/output terminals of said integrated circuit device with said through-holes of said substrate by means of said connecting member.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP048295/97 | 1997-03-03 | ||
JP04829597A JP3176307B2 (en) | 1997-03-03 | 1997-03-03 | Mounting structure of integrated circuit device and method of manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2230903A1 CA2230903A1 (en) | 1998-09-03 |
CA2230903C true CA2230903C (en) | 2002-09-03 |
Family
ID=12799458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002230903A Expired - Fee Related CA2230903C (en) | 1997-03-03 | 1998-03-02 | Mounting assembly of integrated circuit device and method for production thereof |
Country Status (5)
Country | Link |
---|---|
US (2) | US6037665A (en) |
EP (1) | EP0863548B1 (en) |
JP (1) | JP3176307B2 (en) |
CA (1) | CA2230903C (en) |
DE (1) | DE69827687T2 (en) |
Families Citing this family (100)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES2166082T3 (en) * | 1996-05-17 | 2002-04-01 | Infineon Technologies Ag | SUPPORT ELEMENT FOR A SEMICONDUCTOR CHIP. |
JP2000208698A (en) | 1999-01-18 | 2000-07-28 | Toshiba Corp | Semiconductor device |
US6406939B1 (en) | 1998-05-02 | 2002-06-18 | Charles W. C. Lin | Flip chip assembly with via interconnection |
SG75841A1 (en) | 1998-05-02 | 2000-10-24 | Eriston Invest Pte Ltd | Flip chip assembly with via interconnection |
EP1202348A3 (en) * | 1998-06-04 | 2004-05-12 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method of manufacturing same |
JP3447961B2 (en) * | 1998-08-26 | 2003-09-16 | 富士通株式会社 | Semiconductor device manufacturing method and semiconductor manufacturing apparatus |
SG82590A1 (en) | 1998-12-17 | 2001-08-21 | Eriston Technologies Pte Ltd | Bumpless flip chip assembly with strips and via-fill |
SG82591A1 (en) * | 1998-12-17 | 2001-08-21 | Eriston Technologies Pte Ltd | Bumpless flip chip assembly with solder via |
TW522536B (en) | 1998-12-17 | 2003-03-01 | Wen-Chiang Lin | Bumpless flip chip assembly with strips-in-via and plating |
US6388335B1 (en) * | 1999-12-14 | 2002-05-14 | Atmel Corporation | Integrated circuit package formed at a wafer level |
DE10014379A1 (en) * | 2000-03-23 | 2001-10-11 | Infineon Technologies Ag | Method and device for connecting at least one chip to a rewiring arrangement |
US6569753B1 (en) * | 2000-06-08 | 2003-05-27 | Micron Technology, Inc. | Collar positionable about a periphery of a contact pad and around a conductive structure secured to the contact pads, semiconductor device components including same, and methods for fabricating same |
US6350633B1 (en) | 2000-08-22 | 2002-02-26 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint |
US6403460B1 (en) | 2000-08-22 | 2002-06-11 | Charles W. C. Lin | Method of making a semiconductor chip assembly |
US6551861B1 (en) | 2000-08-22 | 2003-04-22 | Charles W. C. Lin | Method of making a semiconductor chip assembly by joining the chip to a support circuit with an adhesive |
US6562709B1 (en) | 2000-08-22 | 2003-05-13 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint |
US6436734B1 (en) | 2000-08-22 | 2002-08-20 | Charles W. C. Lin | Method of making a support circuit for a semiconductor chip assembly |
US6402970B1 (en) | 2000-08-22 | 2002-06-11 | Charles W. C. Lin | Method of making a support circuit for a semiconductor chip assembly |
US6660626B1 (en) | 2000-08-22 | 2003-12-09 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint |
US6562657B1 (en) | 2000-08-22 | 2003-05-13 | Charles W. C. Lin | Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint |
US7271491B1 (en) | 2000-08-31 | 2007-09-18 | Micron Technology, Inc. | Carrier for wafer-scale package and wafer-scale package including the carrier |
US6511865B1 (en) | 2000-09-20 | 2003-01-28 | Charles W. C. Lin | Method for forming a ball bond connection joint on a conductive trace and conductive pad in a semiconductor chip assembly |
US6350386B1 (en) | 2000-09-20 | 2002-02-26 | Charles W. C. Lin | Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly |
US6350632B1 (en) | 2000-09-20 | 2002-02-26 | Charles W. C. Lin | Semiconductor chip assembly with ball bond connection joint |
US6544813B1 (en) | 2000-10-02 | 2003-04-08 | Charles W. C. Lin | Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment |
US6448108B1 (en) | 2000-10-02 | 2002-09-10 | Charles W. C. Lin | Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment |
US6548393B1 (en) | 2000-10-13 | 2003-04-15 | Charles W. C. Lin | Semiconductor chip assembly with hardened connection joint |
US6673710B1 (en) | 2000-10-13 | 2004-01-06 | Bridge Semiconductor Corporation | Method of connecting a conductive trace and an insulative base to a semiconductor chip |
US6667229B1 (en) | 2000-10-13 | 2003-12-23 | Bridge Semiconductor Corporation | Method of connecting a bumped compliant conductive trace and an insulative base to a semiconductor chip |
US6576493B1 (en) | 2000-10-13 | 2003-06-10 | Bridge Semiconductor Corporation | Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps |
US6740576B1 (en) | 2000-10-13 | 2004-05-25 | Bridge Semiconductor Corporation | Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly |
US6440835B1 (en) | 2000-10-13 | 2002-08-27 | Charles W. C. Lin | Method of connecting a conductive trace to a semiconductor chip |
US6537851B1 (en) | 2000-10-13 | 2003-03-25 | Bridge Semiconductor Corporation | Method of connecting a bumped compliant conductive trace to a semiconductor chip |
US7414319B2 (en) * | 2000-10-13 | 2008-08-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with metal containment wall and solder terminal |
US6699780B1 (en) | 2000-10-13 | 2004-03-02 | Bridge Semiconductor Corporation | Method of connecting a conductive trace to a semiconductor chip using plasma undercut etching |
US6492252B1 (en) | 2000-10-13 | 2002-12-10 | Bridge Semiconductor Corporation | Method of connecting a bumped conductive trace to a semiconductor chip |
US6576539B1 (en) | 2000-10-13 | 2003-06-10 | Charles W.C. Lin | Semiconductor chip assembly with interlocked conductive trace |
US6580165B1 (en) * | 2000-11-16 | 2003-06-17 | Fairchild Semiconductor Corporation | Flip chip with solder pre-plated leadframe including locating holes |
US6462950B1 (en) * | 2000-11-29 | 2002-10-08 | Nokia Mobile Phones Ltd. | Stacked power amplifier module |
US6444489B1 (en) | 2000-12-15 | 2002-09-03 | Charles W. C. Lin | Semiconductor chip assembly with bumped molded substrate |
US6653170B1 (en) | 2001-02-06 | 2003-11-25 | Charles W. C. Lin | Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit |
KR100384834B1 (en) * | 2001-03-30 | 2003-05-23 | 주식회사 하이닉스반도체 | Semiconductor device fabricated on mutiple substrate and method for fabricating the same |
SG104293A1 (en) | 2002-01-09 | 2004-06-21 | Micron Technology Inc | Elimination of rdl using tape base flip chip on flex for die stacking |
SG121707A1 (en) * | 2002-03-04 | 2006-05-26 | Micron Technology Inc | Method and apparatus for flip-chip packaging providing testing capability |
SG111935A1 (en) * | 2002-03-04 | 2005-06-29 | Micron Technology Inc | Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods |
SG115455A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Methods for assembly and packaging of flip chip configured dice with interposer |
SG115456A1 (en) | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Semiconductor die packages with recessed interconnecting structures and methods for assembling the same |
SG115459A1 (en) * | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Flip chip packaging using recessed interposer terminals |
US20040036170A1 (en) * | 2002-08-20 | 2004-02-26 | Lee Teck Kheng | Double bumping of flexible substrate for first and second level interconnects |
US20040088855A1 (en) * | 2002-11-11 | 2004-05-13 | Salman Akram | Interposers for chip-scale packages, chip-scale packages including the interposers, test apparatus for effecting wafer-level testing of the chip-scale packages, and methods |
US7147141B2 (en) * | 2002-11-13 | 2006-12-12 | Intel Corporation | Preconditioning via plug material for a via-in-pad ball grid array package |
FI20031341A (en) | 2003-09-18 | 2005-03-19 | Imbera Electronics Oy | Method for manufacturing an electronic module |
US7993983B1 (en) | 2003-11-17 | 2011-08-09 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with chip and encapsulant grinding |
US7425759B1 (en) | 2003-11-20 | 2008-09-16 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped terminal and filler |
US7538415B1 (en) | 2003-11-20 | 2009-05-26 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped terminal, filler and insulative base |
FI117814B (en) * | 2004-06-15 | 2007-02-28 | Imbera Electronics Oy | A method for manufacturing an electronic module |
US7750483B1 (en) | 2004-11-10 | 2010-07-06 | Bridge Semiconductor Corporation | Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal |
FR2884049B1 (en) * | 2005-04-01 | 2007-06-22 | 3D Plus Sa Sa | LOW THICK ELECTRONIC MODULE COMPRISING A STACK OF CONNECTING BIT ELECTRONIC BOXES |
US7687400B2 (en) * | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
US7851348B2 (en) * | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US7534722B2 (en) * | 2005-06-14 | 2009-05-19 | John Trezza | Back-to-front via process |
US7781886B2 (en) * | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US20060278996A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Active packaging |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US8456015B2 (en) * | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US20060278966A1 (en) | 2005-06-14 | 2006-12-14 | John Trezza | Contact-based encapsulation |
US7838997B2 (en) * | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US20060281303A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Tack & fuse chip bonding |
US7521806B2 (en) * | 2005-06-14 | 2009-04-21 | John Trezza | Chip spanning connection |
US7215032B2 (en) * | 2005-06-14 | 2007-05-08 | Cubic Wafer, Inc. | Triaxial through-chip connection |
JP2008544512A (en) * | 2005-06-16 | 2008-12-04 | イムベラ エレクトロニクス オサケユキチュア | Circuit board structure and manufacturing method thereof |
FI122128B (en) * | 2005-06-16 | 2011-08-31 | Imbera Electronics Oy | Process for manufacturing circuit board design |
FI119714B (en) | 2005-06-16 | 2009-02-13 | Imbera Electronics Oy | Circuit board structure and method for manufacturing a circuit board structure |
US20070281460A1 (en) * | 2006-06-06 | 2007-12-06 | Cubic Wafer, Inc. | Front-end processed wafer having through-chip connections |
US7687397B2 (en) * | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
CN101553903B (en) * | 2006-10-17 | 2012-08-29 | 丘费尔资产股份有限公司 | Wafer via formation |
US7811863B1 (en) | 2006-10-26 | 2010-10-12 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment |
US7705613B2 (en) * | 2007-01-03 | 2010-04-27 | Abhay Misra | Sensitivity capacitive sensor |
KR101332861B1 (en) * | 2007-01-03 | 2013-11-22 | 삼성전자주식회사 | IC Package and Manufacturing Method Thereof |
US7803693B2 (en) * | 2007-02-15 | 2010-09-28 | John Trezza | Bowed wafer hybridization compensation |
US7598163B2 (en) * | 2007-02-15 | 2009-10-06 | John Callahan | Post-seed deposition process |
US7705632B2 (en) * | 2007-02-15 | 2010-04-27 | Wyman Theodore J Ted | Variable off-chip drive |
US7670874B2 (en) * | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
US7747223B2 (en) * | 2007-03-29 | 2010-06-29 | Research In Motion Limited | Method, system and mobile device for prioritizing a discovered device list |
US7748116B2 (en) * | 2007-04-05 | 2010-07-06 | John Trezza | Mobile binding in an electronic connection |
US7850060B2 (en) * | 2007-04-05 | 2010-12-14 | John Trezza | Heat cycle-able connection |
US7960210B2 (en) | 2007-04-23 | 2011-06-14 | Cufer Asset Ltd. L.L.C. | Ultra-thin chip packaging |
US20080261392A1 (en) * | 2007-04-23 | 2008-10-23 | John Trezza | Conductive via formation |
WO2011154062A1 (en) * | 2010-06-08 | 2011-12-15 | Johnson Controls Technology Company | Electric connection between a supporting element and an electric element, method for making an electric connection, supporting element and electric element |
US8946072B2 (en) * | 2012-02-02 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | No-flow underfill for package with interposer frame |
US9691636B2 (en) * | 2012-02-02 | 2017-06-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interposer frame and method of manufacturing the same |
KR20140059489A (en) * | 2012-11-08 | 2014-05-16 | 삼성전자주식회사 | Semiconductor package and method of forming the same |
US9159652B2 (en) | 2013-02-25 | 2015-10-13 | Stmicroelectronics S.R.L. | Electronic device comprising at least a chip enclosed in a package and a corresponding assembly process |
WO2018098648A1 (en) * | 2016-11-30 | 2018-06-07 | 深圳修远电子科技有限公司 | Integrated circuit packaging method and integrated packaging circuit |
US10867959B2 (en) * | 2016-11-30 | 2020-12-15 | Shenzhen Xiuyuan Electronic Technology Co., Ltd | Integrated circuit packaging method and integrated packaged circuit |
IT201700073501A1 (en) * | 2017-06-30 | 2018-12-30 | St Microelectronics Srl | SEMICONDUCTOR PRODUCT AND CORRESPONDENT PROCEDURE |
WO2020073264A1 (en) * | 2018-10-11 | 2020-04-16 | 深圳市修颐投资发展合伙企业(有限合伙) | Fan-out packaging method employing combined process |
JP7102481B2 (en) * | 2020-10-09 | 2022-07-19 | Nissha株式会社 | Injection molded product and its manufacturing method |
US11948807B2 (en) | 2021-03-30 | 2024-04-02 | International Business Machines Corporation | Feature selection through solder-ball population |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0738401B2 (en) * | 1986-10-13 | 1995-04-26 | 株式会社日立製作所 | LSI chip mounting structure |
JPH02168662A (en) | 1988-09-07 | 1990-06-28 | Hitachi Ltd | Chip carrier |
US5148265A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
EP0482940B1 (en) * | 1990-10-24 | 1996-03-27 | Nec Corporation | Method of forming an electrical connection for an integrated circuit |
EP0585376A4 (en) * | 1991-05-23 | 1994-06-08 | Motorola Inc | Integrated circuit chip carrier |
US5489750A (en) * | 1993-03-11 | 1996-02-06 | Matsushita Electric Industrial Co., Ltd. | Method of mounting an electronic part with bumps on a circuit board |
US5459368A (en) * | 1993-08-06 | 1995-10-17 | Matsushita Electric Industrial Co., Ltd. | Surface acoustic wave device mounted module |
JPH088293A (en) * | 1994-06-16 | 1996-01-12 | Casio Comput Co Ltd | Structure for connecting electronic parts and connection method therefor |
US5742100A (en) * | 1995-03-27 | 1998-04-21 | Motorola, Inc. | Structure having flip-chip connected substrates |
JPH08316271A (en) * | 1995-05-12 | 1996-11-29 | Nitto Denko Corp | Film carrier and semiconductor device using the same |
JPH0945805A (en) * | 1995-07-31 | 1997-02-14 | Fujitsu Ltd | Wiring board, semiconductor device, method for removing the semiconductor device from wiring board, and manufacture of semiconductor device |
US5971253A (en) * | 1995-07-31 | 1999-10-26 | Tessera, Inc. | Microelectronic component mounting with deformable shell terminals |
US5784262A (en) * | 1995-11-06 | 1998-07-21 | Symbios, Inc. | Arrangement of pads and through-holes for semiconductor packages |
JP3610999B2 (en) * | 1996-06-07 | 2005-01-19 | 松下電器産業株式会社 | Mounting method of semiconductor element |
-
1997
- 1997-03-03 JP JP04829597A patent/JP3176307B2/en not_active Expired - Fee Related
-
1998
- 1998-03-02 CA CA002230903A patent/CA2230903C/en not_active Expired - Fee Related
- 1998-03-02 US US09/032,844 patent/US6037665A/en not_active Expired - Fee Related
- 1998-03-03 DE DE69827687T patent/DE69827687T2/en not_active Expired - Fee Related
- 1998-03-03 EP EP98103739A patent/EP0863548B1/en not_active Expired - Lifetime
-
2000
- 2000-01-03 US US09/476,348 patent/US6297141B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69827687T2 (en) | 2005-12-01 |
EP0863548A3 (en) | 1999-04-14 |
JP3176307B2 (en) | 2001-06-18 |
DE69827687D1 (en) | 2004-12-30 |
JPH10242210A (en) | 1998-09-11 |
EP0863548B1 (en) | 2004-11-24 |
US6037665A (en) | 2000-03-14 |
CA2230903A1 (en) | 1998-09-03 |
US6297141B1 (en) | 2001-10-02 |
EP0863548A2 (en) | 1998-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2230903C (en) | Mounting assembly of integrated circuit device and method for production thereof | |
US5521435A (en) | Semiconductor device and a fabrication process thereof | |
US5915169A (en) | Semiconductor chip scale package and method of producing such | |
KR100231276B1 (en) | Semiconductor package structure and its manufacturing method | |
KR100206893B1 (en) | Package & the manufacture method | |
US7294928B2 (en) | Components, methods and assemblies for stacked packages | |
US6753616B2 (en) | Flip chip semiconductor device in a molded chip scale package | |
US5375041A (en) | Ra-tab array bump tab tape based I.C. package | |
US5172303A (en) | Electronic component assembly | |
US7091591B2 (en) | Semiconductor device | |
US6084308A (en) | Chip-on-chip integrated circuit package and method for making the same | |
US5477082A (en) | Bi-planar multi-chip module | |
US7161242B2 (en) | Semiconductor device, semiconductor device substrate, and manufacturing method thereof that can increase reliability in mounting a semiconductor element | |
US7276784B2 (en) | Semiconductor device and a method of assembling a semiconductor device | |
US8623753B1 (en) | Stackable protruding via package and method | |
US20180240789A1 (en) | Stackable electronic package and method of fabricating same | |
US20020114143A1 (en) | Chip-scale packages stacked on folded interconnector for vertical assembly on substrates | |
JPH08213519A (en) | Electronic element package | |
JPH0697225A (en) | Semiconductor device | |
US6201707B1 (en) | Wiring substrate used for a resin-sealing type semiconductor device and a resin-sealing type semiconductor device structure using such a wiring substrate | |
US6236112B1 (en) | Semiconductor device, connecting substrate therefor, and process of manufacturing connecting substrate | |
JPH05211202A (en) | Composite flip-chip semiconductor device, its manufacture and method for burn-in | |
US7923825B2 (en) | Integrated circuit package | |
US6437436B2 (en) | Integrated circuit chip package with test points | |
JPH0831868A (en) | Bga semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |