CA2310257A1 - Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit - Google Patents

Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit Download PDF

Info

Publication number
CA2310257A1
CA2310257A1 CA002310257A CA2310257A CA2310257A1 CA 2310257 A1 CA2310257 A1 CA 2310257A1 CA 002310257 A CA002310257 A CA 002310257A CA 2310257 A CA2310257 A CA 2310257A CA 2310257 A1 CA2310257 A1 CA 2310257A1
Authority
CA
Canada
Prior art keywords
sub
row
driver circuit
display driver
peak current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002310257A
Other languages
French (fr)
Other versions
CA2310257C (en
Inventor
Raymond Pinkham
W. Spencer Worley Iii
Edwin Lyle Hudson
John Gray Campbell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AD Solutions Inc
Original Assignee
Aurora Systems, Inc.
Raymond Pinkham
W. Spencer Worley Iii
Edwin Lyle Hudson
John Gray Campbell
S-Vision
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aurora Systems, Inc., Raymond Pinkham, W. Spencer Worley Iii, Edwin Lyle Hudson, John Gray Campbell, S-Vision filed Critical Aurora Systems, Inc.
Publication of CA2310257A1 publication Critical patent/CA2310257A1/en
Application granted granted Critical
Publication of CA2310257C publication Critical patent/CA2310257C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2085—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit

Abstract

A display driver circuit includes a word line sequencer for providing a series of row addresses, and a row decoder for decoding each of the row addresses and asserting write signals on corresponding ones of a plurality of output terminals. An optional data path sequencer provides a series of path addresses which are used by an optional data router to route data to particular sub-rows of a display. Additionally, an optional sub-row sequencer provides a series of sub-row addresses to an optional sub-row decoder, which decodes each of the sub-row addresses and asserts write signals on corresponding ones of a second plurality of output terminals.
CA002310257A 1997-11-14 1998-11-13 Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit Expired - Fee Related CA2310257C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US97044397A 1997-11-14 1997-11-14
US08/970,443 1997-11-14
PCT/US1998/024267 WO1999026223A1 (en) 1997-11-14 1998-11-13 Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit

Publications (2)

Publication Number Publication Date
CA2310257A1 true CA2310257A1 (en) 1999-05-27
CA2310257C CA2310257C (en) 2008-06-10

Family

ID=25516951

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002310257A Expired - Fee Related CA2310257C (en) 1997-11-14 1998-11-13 Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit

Country Status (6)

Country Link
US (1) US20020036634A1 (en)
EP (1) EP1031130A1 (en)
JP (1) JP2001523845A (en)
CN (1) CN1178192C (en)
CA (1) CA2310257C (en)
WO (1) WO1999026223A1 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6188377B1 (en) 1997-11-14 2001-02-13 Aurora Systems, Inc. Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit
US7071908B2 (en) * 2003-05-20 2006-07-04 Kagutech, Ltd. Digital backplane
TWI251187B (en) * 2004-03-03 2006-03-11 Toppoly Optoelectronics Corp Data driver and driving method thereof
JP2009204702A (en) * 2008-02-26 2009-09-10 Seiko Epson Corp Electro-optic device, method for driving electro-optic device, and electronic equipment
CN108701077B (en) * 2016-05-03 2023-11-10 拉姆伯斯公司 Memory component with efficient write operation

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6180226A (en) * 1984-09-28 1986-04-23 Toshiba Corp Active matrix driving device
DE3786614T2 (en) * 1986-08-18 1993-12-02 Canon Kk Display device.
DE69429242T2 (en) * 1993-09-09 2002-08-14 Toshiba Kawasaki Kk DISPLAY DEVICE
EP0797182A1 (en) * 1996-03-19 1997-09-24 Hitachi, Ltd. Active matrix LCD with data holding circuit in each pixel

Also Published As

Publication number Publication date
WO1999026223A1 (en) 1999-05-27
JP2001523845A (en) 2001-11-27
CN1178192C (en) 2004-12-01
EP1031130A1 (en) 2000-08-30
CA2310257C (en) 2008-06-10
CN1285942A (en) 2001-02-28
US20020036634A1 (en) 2002-03-28

Similar Documents

Publication Publication Date Title
WO2003030138A1 (en) Display memory, driver circuit, display, and cellular information apparatus
KR920008768A (en) Semiconductor memory device
EP0640980A3 (en) Semiconductor memory having a plurality of banks
TW429393B (en) D/A conversion circuit and semiconductor device
KR890001090A (en) Memory integrated circuits
EP0369963A3 (en) Timer circuit
KR870000703A (en) Semiconductor memory
GB2067802A (en) Information display apparatus
TWI265528B (en) Addressing circuit for a cross-point memory array including cross-point resistive elements
CA2325028A1 (en) Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit
KR860002866A (en) Semiconductor integrated circuit device
TW359826B (en) Semiconductor memory device with split word lines
KR880011797A (en) Semiconductor memory
CA2310257A1 (en) Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit
US7102630B2 (en) Display driving circuit
EP0123896A3 (en) Character and video mode control circuit
TW344823B (en) Address decoder
EP1256956A3 (en) Method and apparatus for memory
EP0739025A3 (en) Addressing structure using ionizable gaseous mixture having decreased decay time
DE69428667T2 (en) Parallel-to-serial data conversion circuit
JP2904821B2 (en) Integrated circuits for driving display elements
IE841646L (en) Addressable photodetector array
KR970029779A (en) Word line drive
JPS5690488A (en) Memory device
KR930014236A (en) Driving circuit of flat panel display panel

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed