CA2317637A1 - Method for providing bandwidth and delay guarantees in a crossbar switch with speedup - Google Patents

Method for providing bandwidth and delay guarantees in a crossbar switch with speedup Download PDF

Info

Publication number
CA2317637A1
CA2317637A1 CA002317637A CA2317637A CA2317637A1 CA 2317637 A1 CA2317637 A1 CA 2317637A1 CA 002317637 A CA002317637 A CA 002317637A CA 2317637 A CA2317637 A CA 2317637A CA 2317637 A1 CA2317637 A1 CA 2317637A1
Authority
CA
Canada
Prior art keywords
input
speedup
cell
delay
channels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002317637A
Other languages
French (fr)
Other versions
CA2317637C (en
Inventor
Anna Charny
Pattabhiraman Krishna
Naimish Patel
Robert J. Simcoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Extreme Networks Inc
Original Assignee
Cabletron Systems, Inc.
Anna Charny
Pattabhiraman Krishna
Naimish Patel
Robert J. Simcoe
Digital Equipment Corporation
Enterasys Networks, Inc.
Extreme Networks, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cabletron Systems, Inc., Anna Charny, Pattabhiraman Krishna, Naimish Patel, Robert J. Simcoe, Digital Equipment Corporation, Enterasys Networks, Inc., Extreme Networks, Inc. filed Critical Cabletron Systems, Inc.
Publication of CA2317637A1 publication Critical patent/CA2317637A1/en
Application granted granted Critical
Publication of CA2317637C publication Critical patent/CA2317637C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection or protection within a single switching element
    • H04L49/501—Overload detection
    • H04L49/503—Policing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H04L49/1576—Crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/205—Quality of Service based
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/254—Centralised controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3045—Virtual queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5649—Cell delay or jitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5679—Arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management
    • H04L2012/5683—Buffer or queue management for avoiding head of line blocking

Abstract

An arbitration scheme for providing deterministic bandwidth and delay guarantees in an input-buffered crossbar switch with speedup S is presented.
Within the framework of a crossbar architecture having a plurality of input channels and output channels, the arbitration scheme determines the sequence of fixed-size packet (or cell) transmission between the input channels and output channels satisfying the constraint that only one cell can leave an input channel and enter an output channel per phase in such a way that the arbitration delay is bounded for each cell awaiting transmission at the input channel. If the fixed-sized packets result from fragmentation of variable size packets, the scheduling and arbitration scheme determines deterministic delay guarantees to the initial variable size packets (re-assembled at the output channel) as well.
CA002317637A 1998-01-12 1999-01-12 Method for providing bandwidth and delay guarantees in a crossbar switch with speedup Expired - Fee Related CA2317637C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/005,738 US6072772A (en) 1998-01-12 1998-01-12 Method for providing bandwidth and delay guarantees in a crossbar switch with speedup
US09/005,738 1998-01-12
PCT/US1999/000607 WO1999035879A1 (en) 1998-01-12 1999-01-12 Method for providing bandwidth and delay guarantees in a crossbar switch with speedup

Publications (2)

Publication Number Publication Date
CA2317637A1 true CA2317637A1 (en) 1999-07-15
CA2317637C CA2317637C (en) 2002-03-19

Family

ID=21717475

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002317637A Expired - Fee Related CA2317637C (en) 1998-01-12 1999-01-12 Method for providing bandwidth and delay guarantees in a crossbar switch with speedup

Country Status (6)

Country Link
US (1) US6072772A (en)
EP (1) EP1048186B1 (en)
AU (1) AU736406B2 (en)
CA (1) CA2317637C (en)
DE (1) DE69918947D1 (en)
WO (1) WO1999035879A1 (en)

Families Citing this family (128)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2980075B2 (en) * 1997-09-19 1999-11-22 日本電気株式会社 Rate control device
US6370144B1 (en) * 1997-11-05 2002-04-09 Polytechnic University Methods and apparatus for shaping queued packets using a two-dimensional RAM-based search engine
US6389031B1 (en) 1997-11-05 2002-05-14 Polytechnic University Methods and apparatus for fairly scheduling queued packets using a ram-based search engine
US6246690B1 (en) * 1998-03-19 2001-06-12 3Com Corporation Method and device for controlling data flow in a computer data network
US6618391B1 (en) * 1998-03-27 2003-09-09 Agere Systems Inc. Method and apparatus for guaranteeing data transfer rates and delays in data packet networks using discrete data transfer rates
US6693913B1 (en) * 1998-03-27 2004-02-17 Agere Systems Inc. Method and apparatus for guaranteeing data transfer rates and delays in data packet networks using generalized discrete data transfer rate approach
US6359900B1 (en) * 1998-04-09 2002-03-19 Novell, Inc. Method and system for controlling access to a resource
AU3671599A (en) * 1998-04-29 1999-11-16 Abrizio, Inc. Packet-switch system
US6667984B1 (en) * 1998-05-15 2003-12-23 Polytechnic University Methods and apparatus for arbitrating output port contention in a switch having virtual output queuing
US6356546B1 (en) * 1998-08-11 2002-03-12 Nortel Networks Limited Universal transfer method and network with distributed switch
US6539450B1 (en) 1998-11-29 2003-03-25 Sony Corporation Method and system for adjusting isochronous bandwidths on a bus
GB9828144D0 (en) * 1998-12-22 1999-02-17 Power X Limited Data switching apparatus
US6430181B1 (en) * 1999-01-15 2002-08-06 Lsi Logic Corporation Crossbar switch fabric with deterministic maximal scheduling of connection requests with strict scheduling prioritization derived from requested service delays
FR2789195B1 (en) * 1999-01-29 2001-09-21 St Microelectronics Sa SYSTEM FOR CONTROLLING THE FLOW OF MULTIPLE CONCURRENT TRANSMISSIONS ON A COMMUNICATION CHANNEL
US6466580B1 (en) * 1999-02-23 2002-10-15 Advanced Micro Devices, Inc. Method and apparatus for processing high and low priority frame data transmitted in a data communication system
US6822966B2 (en) * 1999-03-01 2004-11-23 Enterasys Networks, Inc. Allocating buffers for data transmission in a network communication device
US6374316B1 (en) 1999-03-19 2002-04-16 Sony Corporation Method and system for circumscribing a topology to form ring structures
US6810452B1 (en) 1999-03-19 2004-10-26 Sony Corporation Method and system for quarantine during bus topology configuration
US6631415B1 (en) 1999-03-19 2003-10-07 Sony Corporation Method and system for providing a communication connection using stream identifiers
US6747971B1 (en) * 1999-04-20 2004-06-08 Cisco Technology, Inc. Crosspoint switch with independent schedulers
US6502158B1 (en) 1999-04-23 2002-12-31 Sony Corporation Method and system for address spaces
US6707815B1 (en) * 1999-07-02 2004-03-16 Cisco Technology, Inc. Minimum bandwidth guarantee for input-buffered packet switch
US6625160B1 (en) * 1999-07-02 2003-09-23 Cisco Technology, Inc. Minimum bandwidth guarantee for cross-point buffer switch
US6711125B1 (en) * 1999-08-02 2004-03-23 Extreme Networks Provisioning networks for reliable quality of service
US7072295B1 (en) * 1999-09-15 2006-07-04 Tellabs Operations, Inc. Allocating network bandwidth
US6751698B1 (en) * 1999-09-29 2004-06-15 Silicon Graphics, Inc. Multiprocessor node controller circuit and method
US6850490B1 (en) * 1999-10-06 2005-02-01 Enterasys Networks, Inc. Hierarchical output-queued packet-buffering system and method
US6791992B1 (en) * 1999-10-07 2004-09-14 The Regents Of The University Of California Earliest-deadline-first queuing cell switching architecture and method
US6728821B1 (en) 1999-11-29 2004-04-27 Sony Corporation Method and system for adjusting isochronous bandwidths on a bus
JP3368881B2 (en) * 2000-01-07 2003-01-20 日本電気株式会社 Input buffer type packet switch
US6633580B1 (en) * 2000-03-07 2003-10-14 Sun Microsystems N×N crossbar packet switch
US6940861B2 (en) * 2000-03-14 2005-09-06 General Instrument Corporation Data rate limiting
US6647446B1 (en) 2000-03-18 2003-11-11 Sony Corporation Method and system for using a new bus identifier resulting from a bus topology change
US6813274B1 (en) * 2000-03-21 2004-11-02 Cisco Technology, Inc. Network switch and method for data switching using a crossbar switch fabric with output port groups operating concurrently and independently
JP4879382B2 (en) * 2000-03-22 2012-02-22 富士通株式会社 Packet switch, scheduling device, discard control circuit, multicast control circuit, and QoS control device
GB0007394D0 (en) * 2000-03-27 2000-05-17 Nokia Networks Oy Transmitting packet data
JP3475900B2 (en) * 2000-03-29 2003-12-10 日本電気株式会社 Arbitration method and arbiter circuit using the same
US7061929B1 (en) 2000-03-31 2006-06-13 Sun Microsystems, Inc. Data network with independent transmission channels
US6882649B1 (en) 2000-03-31 2005-04-19 Sun Microsystems, Inc. Least choice first arbiter
US6708240B1 (en) * 2000-03-31 2004-03-16 Intel Corporation Managing resources in a bus bridge
US7020161B1 (en) 2000-03-31 2006-03-28 Sun Microsystems, Inc. Prescheduling arbitrated resources
US7065580B1 (en) 2000-03-31 2006-06-20 Sun Microsystems, Inc. Method and apparatus for a pipelined network
US6975626B1 (en) * 2000-03-31 2005-12-13 Sun Microsystems, Inc. Switched network for low latency communication
US7016365B1 (en) * 2000-03-31 2006-03-21 Intel Corporation Switching fabric including a plurality of crossbar sections
US7006501B1 (en) 2000-03-31 2006-02-28 Sun Microsystems, Inc. Distributed least choice first arbiter
US6654811B1 (en) * 2000-04-13 2003-11-25 Nokia Inc. Backpressure arrangement in client-server environment
GB0012600D0 (en) * 2000-05-25 2000-07-12 Roke Manor Research Improvements in or relating to cross-bar switches
WO2001093050A1 (en) * 2000-05-31 2001-12-06 Cygnal Integrated Products, Inc. Priority cross-bar decoder
US6757773B1 (en) 2000-06-30 2004-06-29 Sony Corporation System and method for determining support capability of a device coupled to a bus system
GB0016475D0 (en) * 2000-07-05 2000-08-23 Roke Manor Research Distributed schedules for a routing device
EP1170906B1 (en) * 2000-07-05 2005-12-21 Roke Manor Research Limited Improvements in or relating to switching devices
US6996107B2 (en) 2000-10-06 2006-02-07 Pmc-Sierra Ltd. Packet shaping on a fixed segment scheduler
US6952419B1 (en) * 2000-10-25 2005-10-04 Sun Microsystems, Inc. High performance transmission link and interconnect
US7133399B1 (en) * 2000-10-31 2006-11-07 Chiaro Networks Ltd System and method for router central arbitration
US7173931B2 (en) * 2000-11-20 2007-02-06 Hung-Hsiang Jonathan Chao Scheduling the dispatch of cells in multistage switches
USRE42600E1 (en) * 2000-11-20 2011-08-09 Polytechnic University Scheduling the dispatch of cells in non-empty virtual output queues of multistage switches using a pipelined arbitration scheme
US7006514B2 (en) 2001-05-31 2006-02-28 Polytechnic University Pipelined maximal-sized matching cell dispatch scheduling
US7551554B2 (en) * 2000-11-29 2009-06-23 Intel Corporation Fragmenting a packet
US6620682B1 (en) * 2001-02-27 2003-09-16 Aplus Flash Technology, Inc. Set of three level concurrent word line bias conditions for a nor type flash memory array
US7065046B2 (en) * 2001-04-06 2006-06-20 Lucent Technologies Inc. Scalable weight-based terabit switch scheduling method
US6925520B2 (en) * 2001-05-31 2005-08-02 Sun Microsystems, Inc. Self-optimizing crossbar switch
US7088731B2 (en) * 2001-06-01 2006-08-08 Dune Networks Memory management for packet switching device
US6999453B1 (en) * 2001-07-09 2006-02-14 3Com Corporation Distributed switch fabric arbitration
US6757246B2 (en) 2001-08-14 2004-06-29 Pts Corporation Method and apparatus for weighted arbitration scheduling separately at the input ports and the output ports of a switch fabric
US7317730B1 (en) * 2001-10-13 2008-01-08 Greenfield Networks, Inc. Queueing architecture and load balancing for parallel packet processing in communication networks
US7187684B2 (en) * 2001-11-01 2007-03-06 International Business Machines Corporation Weighted fair queue having extended effective range
US7046676B2 (en) * 2001-11-01 2006-05-16 International Business Machines Corporation QoS scheduler and method for implementing quality of service with cached status array
US6982986B2 (en) * 2001-11-01 2006-01-03 International Business Machines Corporation QoS scheduler and method for implementing quality of service anticipating the end of a chain of flows
US7317683B2 (en) * 2001-11-01 2008-01-08 International Business Machines Corporation Weighted fair queue serving plural output ports
US6973036B2 (en) 2001-11-01 2005-12-06 International Business Machines Corporation QoS scheduler and method for implementing peak service distance using next peak service time violated indication
US7310345B2 (en) * 2001-11-01 2007-12-18 International Business Machines Corporation Empty indicators for weighted fair queues
US7103051B2 (en) * 2001-11-01 2006-09-05 International Business Machines Corporation QoS scheduler and method for implementing quality of service with aging time stamps
US7280474B2 (en) * 2001-11-01 2007-10-09 International Business Machines Corporation Weighted fair queue having adjustable scaling factor
US8418129B1 (en) 2001-12-14 2013-04-09 Qualcomm Incorporated Method for automatically generating code to define a system of hardware elements
US7424013B1 (en) * 2001-12-20 2008-09-09 Applied Micro Circuits Corporation System and method for granting arbitrated bids in the switching of information
US7352694B1 (en) * 2001-12-14 2008-04-01 Applied Micro Circuits Corporation System and method for tolerating data link faults in a packet communications switch fabric
US7164652B2 (en) * 2001-12-17 2007-01-16 Alcatel Canada Inc. System and method for detecting failures and re-routing connections in a communication network
US7154885B2 (en) * 2001-12-31 2006-12-26 Stmicroelectronics Ltd. Apparatus for switching data in high-speed networks and method of operation
US7283557B2 (en) * 2002-01-25 2007-10-16 Fulcrum Microsystems, Inc. Asynchronous crossbar with deterministic or arbitrated control
US7352741B2 (en) * 2002-02-21 2008-04-01 Sun Microsystems, Inc. Method and apparatus for speculative arbitration
US7257124B2 (en) * 2002-03-20 2007-08-14 International Business Machines Corporation Method and apparatus for improving the fairness of new attaches to a weighted fair queue in a quality of service (QoS) scheduler
US7680043B2 (en) * 2002-03-20 2010-03-16 International Business Machines Corporation Network processor having fast flow queue disable process
EP1495591B1 (en) 2002-03-22 2008-08-13 Telefonaktiebolaget LM Ericsson (publ) Reducing transmission time for data packets controlled by a link layer protocol comprising a fragmenting/defragmenting capability
US6956861B2 (en) * 2002-04-16 2005-10-18 Interactics Holdings, Llc Controlled shared memory smart switch system
GB0208797D0 (en) 2002-04-17 2002-05-29 Univ Cambridge Tech IP-Capable switch
US7142513B2 (en) * 2002-05-23 2006-11-28 Yea-Li Sun Method and multi-queue packet scheduling system for managing network packet traffic with minimum performance guarantees and maximum service rate control
KR20030091601A (en) * 2002-05-24 2003-12-03 손승일 Circuits for VOQ Block supporting Read and Write of Variable Packet Data
US7633971B1 (en) * 2002-09-13 2009-12-15 Ceterus Networks, Inc. Method and system for transport of packet-based datastreams over frame-based transport systems employing physically diverse transmission channels
US6901496B1 (en) * 2002-10-04 2005-05-31 Adaptec, Inc. Line rate buffer using single ported memories for variable length packets
US20040083326A1 (en) * 2002-10-29 2004-04-29 Yuanlong Wang Switch scheduling algorithm
US7324524B2 (en) * 2002-10-29 2008-01-29 Mindspeed Technologies, Inc. Pseudo synchronous machine
US7274701B2 (en) * 2002-11-04 2007-09-25 Tellabs Operations, Inc. Cell based wrapped wave front arbiter (WWFA) with bandwidth reservation
US7320013B2 (en) * 2002-12-12 2008-01-15 Adaptec, Inc. Method and apparatus for aligning operands for a processor
US7571258B2 (en) * 2002-12-12 2009-08-04 Adaptec, Inc. Method and apparatus for a pipeline architecture
US7877581B2 (en) * 2002-12-12 2011-01-25 Pmc-Sierra Us, Inc. Networked processor for a pipeline architecture
US8332197B2 (en) * 2002-12-12 2012-12-11 Pmc-Sierra Us, Inc. Simulation of complex system architecture
US7724738B2 (en) * 2003-06-19 2010-05-25 Hung-Hsiang Jonathan Chao Packet-level multicasting
US7894343B2 (en) * 2003-06-19 2011-02-22 Polytechnic University Packet sequence maintenance with load balancing, and head-of-line blocking avoidance in a switch
US7792118B2 (en) * 2003-06-19 2010-09-07 Polytechnic University Switch module memory structure and per-destination queue flow control for use in a switch
US7852829B2 (en) * 2003-06-19 2010-12-14 Polytechnic University Packet reassembly and deadlock avoidance for use in a packet switch
US7321940B1 (en) * 2003-06-30 2008-01-22 Cisco Technology, Inc. Iterative architecture for hierarchical scheduling
US7397796B1 (en) 2003-08-21 2008-07-08 Smiljanic Aleksandra Load balancing algorithms in non-blocking multistage packet switches
US20050047425A1 (en) * 2003-09-03 2005-03-03 Yonghe Liu Hierarchical scheduling for communications systems
DE60304580T2 (en) * 2003-10-21 2007-02-15 Alcatel Switching unit with scalable and "QOS" -encoring data flow control
FR2864395B1 (en) * 2003-12-23 2006-04-21 Cit Alcatel PACKET SWITCHING SYSTEM FOR COMMUNICATION NETWORK NODE
US8112400B2 (en) * 2003-12-23 2012-02-07 Texas Instruments Incorporated Method for collecting data from semiconductor equipment
JP4398263B2 (en) * 2004-01-13 2010-01-13 富士通株式会社 Route design method
US8265091B2 (en) * 2004-08-18 2012-09-11 Avaya Inc. Traffic multiplexing using timestamping
US7600023B2 (en) * 2004-11-05 2009-10-06 Hewlett-Packard Development Company, L.P. Systems and methods of balancing crossbar bandwidth
US7694064B2 (en) * 2004-12-29 2010-04-06 Hewlett-Packard Development Company, L.P. Multiple cell computer systems and methods
US7453804B1 (en) * 2005-02-08 2008-11-18 Packeteer, Inc. Aggregate network resource utilization control scheme
WO2006109131A2 (en) * 2005-04-11 2006-10-19 Nokia Corporation, Method and apparatus to facilitate real-time packet scheduling in a wireless communications system
US7525978B1 (en) 2005-04-15 2009-04-28 Altera Corporation Method and apparatus for scheduling in a packet buffering network
US20070076761A1 (en) * 2005-09-15 2007-04-05 Coke Reed Apparatus for interconnecting multiple devices to a synchronous device
US8144719B2 (en) * 2005-10-25 2012-03-27 Broadbus Technologies, Inc. Methods and system to manage data traffic
KR100868198B1 (en) * 2007-04-02 2008-11-10 주식회사 대우일렉트로닉스 Method for data transmission, method for radio resource allocation and radio transmitter using parallel scheduler
JP5028316B2 (en) * 2008-04-02 2012-09-19 アラクサラネットワークス株式会社 Cell distributed switch fabric
US8406230B2 (en) * 2008-06-30 2013-03-26 Oracle America, Inc. Formerly Known As Sun Microsystems, Inc. Method and system for classifying packets in a network interface card and interface for performing the same
GB2464310B (en) * 2008-10-10 2012-10-17 Micron Technology Inc Switching device
US8549207B2 (en) * 2009-02-13 2013-10-01 The Regents Of The University Of Michigan Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitry
US8868817B2 (en) 2009-02-13 2014-10-21 The Regents Of The University Of Michigan Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitry
US9514074B2 (en) 2009-02-13 2016-12-06 The Regents Of The University Of Michigan Single cycle arbitration within an interconnect
US20120207020A1 (en) * 2009-10-31 2012-08-16 Hui Li Load-Balancing Structure for Packet Switches with Minimum Buffers Complexity and its Building Method
JP5573491B2 (en) * 2010-08-23 2014-08-20 日本電気株式会社 Data transfer system, switch, and data transfer method
US9007961B2 (en) 2010-11-22 2015-04-14 May Patents Ltd. Apparatus and method for using and solving linear programming problem and applications thereof
WO2012093056A1 (en) * 2011-01-04 2012-07-12 Napatech A/S An apparatus and method for receiving and forwarding data
CN107241156B (en) * 2017-05-09 2019-03-22 烽火通信科技股份有限公司 A kind of cell order maintaining method and device
US10439871B2 (en) 2017-09-25 2019-10-08 Cisco Technology, Inc. Deterministic stitching of deterministic segments across distinct deterministic domains

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU591057B2 (en) * 1984-06-01 1989-11-30 Digital Equipment Corporation Local area network for digital data processing system
JPH0793634B2 (en) * 1986-11-29 1995-10-09 株式会社東芝 Bus adapter with address conversion function
US4845710A (en) * 1986-12-23 1989-07-04 Oki Electric Industry Co., Ltd. Dynamic buffer supervising system for a data link access protocol control
US4823338B1 (en) * 1987-08-03 1998-11-10 At & T Information Systems Inc Virtual local area network
DE3838945A1 (en) * 1987-11-18 1989-06-08 Hitachi Ltd NETWORK SYSTEM WITH LOCAL NETWORKS AND WITH A HIERARCHICAL CHOICE OF PATH
JP3453757B2 (en) * 1989-05-29 2003-10-06 株式会社日立製作所 Buffer management method
US5138615A (en) * 1989-06-22 1992-08-11 Digital Equipment Corporation Reconfiguration system and method for high-speed mesh connected local area network
US5088091A (en) * 1989-06-22 1992-02-11 Digital Equipment Corporation High-speed mesh connected local area network
US5321693A (en) * 1991-01-25 1994-06-14 Digital Equipment Corporation Multicast address in a local area network where the local area network has inadequate multicast addressing capability
US5742760A (en) * 1992-05-12 1998-04-21 Compaq Computer Corporation Network packet switch using shared memory for repeating and bridging packets at media rate
US5394402A (en) * 1993-06-17 1995-02-28 Ascom Timeplex Trading Ag Hub for segmented virtual local area network with shared media access
US5473599A (en) * 1994-04-22 1995-12-05 Cisco Systems, Incorporated Standby router protocol
US5617421A (en) * 1994-06-17 1997-04-01 Cisco Systems, Inc. Extended domain computer network using standard links
US5995486A (en) * 1994-09-17 1999-11-30 International Business Machines Corporation Flow control method and apparatus for cell-based communication networks
JP2817768B2 (en) * 1994-12-27 1998-10-30 三菱電機株式会社 Ring type ATM network system
US5594732A (en) * 1995-03-03 1997-01-14 Intecom, Incorporated Bridging and signalling subsystems and methods for private and hybrid communications systems including multimedia systems
US5734865A (en) * 1995-06-07 1998-03-31 Bull Hn Information Systems Inc. Virtual local area network well-known port routing mechanism for mult--emulators in an open system environment
US5802056A (en) * 1995-07-12 1998-09-01 Bay Networks, Inc. Configuration of virtual rings in a token ring local area network
US5768257A (en) * 1996-07-11 1998-06-16 Xylan Corporation Input buffering/output control for a digital traffic switch
US5892922A (en) * 1997-02-28 1999-04-06 3Com Corporation Virtual local area network memory access system

Also Published As

Publication number Publication date
DE69918947D1 (en) 2004-09-02
WO1999035879A1 (en) 1999-07-15
US6072772A (en) 2000-06-06
EP1048186A1 (en) 2000-11-02
AU2222099A (en) 1999-07-26
EP1048186B1 (en) 2004-07-28
CA2317637C (en) 2002-03-19
AU736406B2 (en) 2001-07-26

Similar Documents

Publication Publication Date Title
CA2317637A1 (en) Method for providing bandwidth and delay guarantees in a crossbar switch with speedup
CA2009237A1 (en) Integrated communications system for hdlc variable-length data packets and fixed-length voice/video packets
CA2090710A1 (en) Method and system for enhanced data transmission in a cellular telephone system
CA2161476A1 (en) Telecommunication System with Synchronous-Asynchronous Interface
EP0838972A3 (en) Asynchronous transfer mode switching system
TW356627B (en) Method for determining the topology of an ATM network
WO2001037587A3 (en) Acceleration dependent channel switching in mobile telecommunications
CA2220889A1 (en) Switch control circuit and switch control method of atm switchboard
WO1999053647A3 (en) System and process for flexible queueing of data packets in network switching
ES2088927T3 (en) SWITCHING NETWORK AND MODULE FOR AN ATM SYSTEM.
CA2371026A1 (en) A node and method for processing high priority transit packets in an optical communications network
WO2001048857A3 (en) Low profile waveguide network for antenna array
WO1998045976A3 (en) Hierarchical packet scheduling method and apparatus
CA2024967A1 (en) Congestion management based on multiple framing strategy
WO2001076141A3 (en) Switching fabric
CA2247683A1 (en) Method of an apparatus for virtual link management
CA2187115A1 (en) Variable bit rate scheduler
EP0333226A3 (en) Packet switching device
EP0339809A3 (en) An asynchronous time division network
WO2000036789A3 (en) Fairness scheme for a serial interface
JPH0758963B2 (en) Cell exchange device
WO2003007621A3 (en) Non-blocking grooming switch
WO1999067887A3 (en) Telecommunication system with channel sharing
WO1998047165A3 (en) Method and system for call processing in atm
WO2001065741A3 (en) Optical multiple function bandwidth management systems

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed

Effective date: 20190114