CA2505844A1 - Apparatus and method for distributing buffer status information in a switching fabric - Google Patents
Apparatus and method for distributing buffer status information in a switching fabric Download PDFInfo
- Publication number
- CA2505844A1 CA2505844A1 CA002505844A CA2505844A CA2505844A1 CA 2505844 A1 CA2505844 A1 CA 2505844A1 CA 002505844 A CA002505844 A CA 002505844A CA 2505844 A CA2505844 A CA 2505844A CA 2505844 A1 CA2505844 A1 CA 2505844A1
- Authority
- CA
- Canada
- Prior art keywords
- output buffer
- buffer status
- status information
- data
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3045—Virtual queuing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
Abstract
Network switching and/or routing devices can use switching fabrics that gath er information about output port buffer status and distribute that information to various line cards for use in data frame congestion avoidance. The switching fabric can gather output buffer status information for all output ports and distribute that information to each line card in an efficient, in-band manne r. Individual line cards can use the information to determine from which line card virtual output queue to dequeue data frames destined for the switching fabric. Line cards can also gather output buffer status information associat ed with line card queues used for receiving data from the switching fabric. Suc h data is used in a manner similar to the output buffer data from the switchin g fabric.
Claims (41)
1. An apparatus comprising:
a plurality of input ports;
a switch coupled to the plurality of input ports; and a plurality of output ports coupled to the switch, at least one of the plurality of output ports being operable to receive data via the switch from at least one of the plurality of input ports, the at least one of the plurality of output ports including:
an output buffer; and output buffer status logic operable to produce output buffer status information corresponding to the output buffer.
a plurality of input ports;
a switch coupled to the plurality of input ports; and a plurality of output ports coupled to the switch, at least one of the plurality of output ports being operable to receive data via the switch from at least one of the plurality of input ports, the at least one of the plurality of output ports including:
an output buffer; and output buffer status logic operable to produce output buffer status information corresponding to the output buffer.
2. The apparatus of claim 1 wherein the output buffer status logic is further operable to transmit the output buffer status information to at least one line card.
3. The apparatus of claim 1 wherein the output buffer status logic is further operable to transmit the output buffer status information to at least one other output port.
4. The apparatus of claim 1 wherein the output buffer status information includes at least one value, the at least one value being indicative of a corresponding memory storage threshold in a memory of the output buffer.
5. The apparatus of claim 1 wherein the output buffer status information includes an output buffer status command and an output buffer status value.
6. The apparatus of claim 1 further comprising a plurality of registers, the plurality of registers operable to store at least one output buffer status threshold value.
7. The apparatus of claim 1 wherein the at least one of the plurality of output ports further comprises:
at least one additional output buffer, each of the output buffer and the at least one additional output buffer storing data having a respective priority.
at least one additional output buffer, each of the output buffer and the at least one additional output buffer storing data having a respective priority.
8. The apparatus of claim 1 wherein the switch includes at least one of a crossbar, a single data bus, and a shared-memory.
9. The apparatus of claim 1 further comprising:
a plurality of line cards, each of the plurality of line cards being coupleable to at least one network device and to transmit/receive data to/from the at least one network device;
wherein each of the plurality of line cards is coupled to a respective one of the plurality of output ports, and wherein each of the plurality of line cards is coupled to a respective one of the plurality of input ports.
a plurality of line cards, each of the plurality of line cards being coupleable to at least one network device and to transmit/receive data to/from the at least one network device;
wherein each of the plurality of line cards is coupled to a respective one of the plurality of output ports, and wherein each of the plurality of line cards is coupled to a respective one of the plurality of input ports.
10. The apparatus of claim 9 wherein at least one of the plurality of line cards includes queue manager, the queue manager operable to receive the output buffer status information and to dequeue at least one data frame according to the output buffer status information.
11. The apparatus of claim 10 wherein the queue manager is further operable to establish a plurality of output queues and to select the at least one data frame according to a congestion avoidance algorithm.
12. The apparatus of claim 1 further comprising:
an output buffer status data controller coupled to the at least one of the plurality of output ports and operable to receive the output buffer status information.
an output buffer status data controller coupled to the at least one of the plurality of output ports and operable to receive the output buffer status information.
13. The apparatus of claim 12 wherein the output buffer status data controller is coupled to at least one other of the plurality of output ports and is further operable to transmit the output buffer status information to the at least one other of the plurality of output ports.
14. The apparatus of claim 12 wherein at least one of the plurality of input ports further comprises output buffer status information separation logic, the output buffer status information separation logic operable to extract additional output buffer status information from data received by the at least one of the plurality of input ports and to transmit the additional output buffer status information to the output buffer status data controller.
15. The apparatus of claim 1 wherein at least one of the plurality of input ports further comprises output buffer status information separation logic, the output buffer status information separation logic operable to extract additional output buffer status information from data received by the atleast one of the plurality of input ports and to transmit the additional output buffer status information to the at least one of the plurality of output ports.
16. A method comprising:
receiving data at an output port of a switching fabric;
storing the data in at least one output buffer;
determining output buffer status information based on the data stored in the output buffer;
transmitting the output buffer status information to at least one of another output port and a line card.
receiving data at an output port of a switching fabric;
storing the data in at least one output buffer;
determining output buffer status information based on the data stored in the output buffer;
transmitting the output buffer status information to at least one of another output port and a line card.
17. The method of claim 16 wherein the transmitting the output buffer status information to at least one of another output port and a line card further comprises:
transmitting the output buffer status information to an output buffer status data controller; and transmitting the output buffer status information from the output buffer status data controller to the other output port.
transmitting the output buffer status information to an output buffer status data controller; and transmitting the output buffer status information from the output buffer status data controller to the other output port.
18. The method of claim 16 wherein the output buffer status information includes at least one value, the at least one value being indicative of a corresponding memory storage threshold in a memory of the output buffer.
19. The method of claim 16 wherein the output buffer status information includes an output buffer status command and an output buffer status value.
20. The method of claim 16 further comprising:
determining at least one output buffer status control code; and transmitting the at least one output buffer status control code along with the output buffer status information.
determining at least one output buffer status control code; and transmitting the at least one output buffer status control code along with the output buffer status information.
21. The method of claim 16 further comprising storing at least one output buffer status threshold value in a register.
22. The method of claim 21 wherein the determining output buffer status information further comprises:
comparing the at least one output buffer status threshold value to at least one output buffer pointer.
comparing the at least one output buffer status threshold value to at least one output buffer pointer.
23. The method of claim 16 wherein the at least one output buffer includes a first output buffer and a second output buffer, the method further comprising:
storing data having a first priority in the first output buffer; and storing data having a second priority in the second output buffer.
storing data having a first priority in the first output buffer; and storing data having a second priority in the second output buffer.
24. The method of claim 16 further comprising:
receiving the output buffer status information at the line card; and dequeuing at least one data frame in a queue of the line card according to the output buffer status information.
receiving the output buffer status information at the line card; and dequeuing at least one data frame in a queue of the line card according to the output buffer status information.
25. The method of claim 24 wherein the dequeuing further comprises using a congestion avoidance algorithm.
26. The method of claim 16 further comprising:
receiving additional data at an input port coupled to the switching fabric:
extracting additional output buffer status information from the additional data; and transmitting the additional output buffer status information to at least one of the output port and an output buffer status data controller.
receiving additional data at an input port coupled to the switching fabric:
extracting additional output buffer status information from the additional data; and transmitting the additional output buffer status information to at least one of the output port and an output buffer status data controller.
27. The method of claim 16 wherein the switching fabric implements at least one of a crossbar, a single-bus architecture, and a shared-memory architecture.
28. An apparatus comprising:
at least one I/O port operable to connect to a network device;
a data frame forwarding engine coupled to the at least one I/O port;
a queue manager coupled to the data frame forwarding engine, the queue manager operable to establish and manage a plurality of virtual output queues;
a buffer coupled to the data frame forwarding engine and operable to receive data frames from a switching fabric; and output buffer status logic coupled to the buffer and operable to produce output buffer status information corresponding to contents of the output buffer.
at least one I/O port operable to connect to a network device;
a data frame forwarding engine coupled to the at least one I/O port;
a queue manager coupled to the data frame forwarding engine, the queue manager operable to establish and manage a plurality of virtual output queues;
a buffer coupled to the data frame forwarding engine and operable to receive data frames from a switching fabric; and output buffer status logic coupled to the buffer and operable to produce output buffer status information corresponding to contents of the output buffer.
29. The apparatus of claim 28 wherein the output buffer status logic is further operable to transmit the output buffer status information to the switching fabric.
30. The apparatus of claim 28 wherein the output buffer status information includes at least one value, the at least one value being indicative of a corresponding memory storage threshold in a memory of the output buffer.
31. The apparatus of claim 28 wherein the output buffer status information includes an output buffer status command and an output buffer status value.
32. The apparatus of claim 28 further comprising a plurality of registers, the plurality of registers operable to store at least one output buffer status threshold value.
33. The apparatus of claim 28 wherein the queue manager is further operable to receive the output buffer status information and to dequeue at least one data frame in at least one of the plurality of virtual output queues according to the output buffer status information.
34. The apparatus of claim 28 wherein the queue manager is further operable to receive additional output buffer status information from the switching fabric.
35. An apparatus comprising:
a plurality of means for receiving data from at least one line card;
a switching means for transferring data from the plurality of means for receiving data from at least one line card, the switching means being coupled to the plurality of means for receiving data from at least one line card;
a plurality of means for receiving and storing data from the switching means, the plurality of means for receiving and storing data from the switching means being coupled to the switching means; and at least one means for determining status information corresponding to contents of at least one of the plurality of means for receiving and storing data from the switching means, the at least one means for determining status information being coupled to the at least one of the plurality of means for receiving and storing data from the switching means.
a plurality of means for receiving data from at least one line card;
a switching means for transferring data from the plurality of means for receiving data from at least one line card, the switching means being coupled to the plurality of means for receiving data from at least one line card;
a plurality of means for receiving and storing data from the switching means, the plurality of means for receiving and storing data from the switching means being coupled to the switching means; and at least one means for determining status information corresponding to contents of at least one of the plurality of means for receiving and storing data from the switching means, the at least one means for determining status information being coupled to the at least one of the plurality of means for receiving and storing data from the switching means.
36. The apparatus of claim 35 wherein the at least one means for determining status information is further operable to transmit the status information to at least one other line card.
37. The apparatus of claim 35 wherein the status. information includes at least one value, the at least one value being indicative of a corresponding memory storage threshold.
38. The apparatus of claim 35 wherein a first one of the plurality of means for receiving and storing data from the switching means stores data having a first priority and wherein a second one of the plurality of means for receiving and storing data from the switching means stores data having a second priority.
39. The apparatus of claim 35 wherein the plurality of means for receiving and storing data from the switching means includes a first and a second means for receiving and storing data from the switching means, and wherein the at least one means for determining status information includes a first and a second means for determining status information, the first means for determining status information being coupled to the first means for receiving and storing data from the switching means and the second means for determining status information being coupled to the second means for receiving and storing data from the switching means, the apparatus further comprising:
a means for controlling status information, the means for determining status information.
a means for controlling status information, the means for determining status information.
40. The apparatus of claim 39 wherein the means for controlling status information is further operable to transmit status information at least one of the first and second means for receiving and storing data from the switching means.
41. The apparatus of claim 35 further comprising:
a means for separating status information from a data stream, the means for separating status information from a data stream being coupled to at least one of the plurality of means for receiving data from at least one line card.
a means for separating status information from a data stream, the means for separating status information from a data stream being coupled to at least one of the plurality of means for receiving data from at least one line card.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/304,412 US7349416B2 (en) | 2002-11-26 | 2002-11-26 | Apparatus and method for distributing buffer status information in a switching fabric |
| US10/304,412 | 2002-11-26 | ||
| PCT/US2003/035124 WO2004049174A2 (en) | 2002-11-26 | 2003-11-05 | Apparatus and method for distributing buffer status information in a switching fabric |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2505844A1 true CA2505844A1 (en) | 2004-06-10 |
| CA2505844C CA2505844C (en) | 2010-08-10 |
Family
ID=32325209
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA2505844A Expired - Fee Related CA2505844C (en) | 2002-11-26 | 2003-11-05 | Apparatus and method for distributing buffer status information in a switching fabric |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US7349416B2 (en) |
| EP (1) | EP1565828B1 (en) |
| CN (1) | CN100405344C (en) |
| AT (1) | ATE400023T1 (en) |
| AU (1) | AU2003291743B2 (en) |
| CA (1) | CA2505844C (en) |
| DE (1) | DE60321952D1 (en) |
| WO (1) | WO2004049174A2 (en) |
Families Citing this family (70)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6629147B1 (en) | 2000-03-31 | 2003-09-30 | Intel Corporation | Segmentation and reassembly of data frames |
| US7512142B2 (en) * | 2002-11-21 | 2009-03-31 | Adc Dsl Systems, Inc. | Managing a finite queue |
| US7706394B2 (en) * | 2003-07-23 | 2010-04-27 | International Business Machines Corporation | System and method for collapsing VOQ's of a packet switch fabric |
| US7454536B1 (en) * | 2003-09-30 | 2008-11-18 | Emc Corporation | Data system having a virtual queue |
| JP2005150776A (en) * | 2003-11-11 | 2005-06-09 | Hitachi Ltd | Packet switching apparatus |
| US7742486B2 (en) | 2004-07-26 | 2010-06-22 | Forestay Research, Llc | Network interconnect crosspoint switching architecture and method |
| US7453810B2 (en) * | 2004-07-27 | 2008-11-18 | Alcatel Lucent | Method and apparatus for closed loop, out-of-band backpressure mechanism |
| US7284082B2 (en) * | 2004-08-19 | 2007-10-16 | Lsi Corporation | Controller apparatus and method for improved data transfer |
| US7742412B1 (en) * | 2004-09-29 | 2010-06-22 | Marvell Israel (M.I.S.L.) Ltd. | Method and apparatus for preventing head of line blocking in an ethernet system |
| US7602720B2 (en) * | 2004-10-22 | 2009-10-13 | Cisco Technology, Inc. | Active queue management methods and devices |
| US7969971B2 (en) | 2004-10-22 | 2011-06-28 | Cisco Technology, Inc. | Ethernet extension for the data center |
| US8238347B2 (en) * | 2004-10-22 | 2012-08-07 | Cisco Technology, Inc. | Fibre channel over ethernet |
| US7564869B2 (en) * | 2004-10-22 | 2009-07-21 | Cisco Technology, Inc. | Fibre channel over ethernet |
| CN101040489B (en) * | 2004-10-22 | 2012-12-05 | 思科技术公司 | Network device architecture for consolidating input/output and reducing latency |
| US7830793B2 (en) * | 2004-10-22 | 2010-11-09 | Cisco Technology, Inc. | Network device architecture for consolidating input/output and reducing latency |
| US7801125B2 (en) | 2004-10-22 | 2010-09-21 | Cisco Technology, Inc. | Forwarding table reduction and multipath network forwarding |
| JP2006260140A (en) * | 2005-03-17 | 2006-09-28 | Fujitsu Ltd | Data processing system |
| US7802028B2 (en) * | 2005-05-02 | 2010-09-21 | Broadcom Corporation | Total dynamic sharing of a transaction queue |
| US8559443B2 (en) | 2005-07-22 | 2013-10-15 | Marvell International Ltd. | Efficient message switching in a switching apparatus |
| US20070058620A1 (en) * | 2005-08-31 | 2007-03-15 | Mcdata Corporation | Management of a switch fabric through functionality conservation |
| US9143841B2 (en) | 2005-09-29 | 2015-09-22 | Brocade Communications Systems, Inc. | Federated management of intelligent service modules |
| US7961621B2 (en) | 2005-10-11 | 2011-06-14 | Cisco Technology, Inc. | Methods and devices for backward congestion notification |
| US20070116023A1 (en) * | 2005-11-23 | 2007-05-24 | Broadcom Corporation | Method and apparatus for dynamically configuring a generic processing module |
| CA2562634A1 (en) * | 2005-11-28 | 2007-05-28 | Tundra Semiconductor Corporation | Method and switch for broadcasting packets |
| US7953866B2 (en) | 2006-03-22 | 2011-05-31 | Mcdata Corporation | Protocols for connecting intelligent service modules in a storage area network |
| CN1825836B (en) * | 2006-04-04 | 2010-06-23 | 中兴通讯股份有限公司 | System and method for avoiding network apparatus jamming |
| US20070258443A1 (en) * | 2006-05-02 | 2007-11-08 | Mcdata Corporation | Switch hardware and architecture for a computer network |
| US7545737B2 (en) * | 2006-06-30 | 2009-06-09 | International Business Machines Corporation | Method for automatically managing a virtual output queuing system |
| US8259720B2 (en) | 2007-02-02 | 2012-09-04 | Cisco Technology, Inc. | Triple-tier anycast addressing |
| KR100875739B1 (en) * | 2007-02-12 | 2008-12-26 | 삼성전자주식회사 | Apparatus and method for packet buffer management in IP network system |
| US8149710B2 (en) | 2007-07-05 | 2012-04-03 | Cisco Technology, Inc. | Flexible and hierarchical dynamic buffer allocation |
| US7830918B2 (en) * | 2007-08-10 | 2010-11-09 | Eaton Corporation | Method of network communication, and node and system employing the same |
| US8121038B2 (en) | 2007-08-21 | 2012-02-21 | Cisco Technology, Inc. | Backward congestion notification |
| KR101388530B1 (en) * | 2007-11-02 | 2014-04-23 | 삼성전자주식회사 | Apparatus and method for link duplication in mobile communication system |
| US7660177B2 (en) * | 2007-12-21 | 2010-02-09 | Silicon Storage Technology, Inc. | Non-volatile memory device having high speed serial interface |
| US7991927B2 (en) * | 2008-03-31 | 2011-08-02 | Lsi Corporation | Reduction of latency in store and forward architectures utilizing multiple internal bus protocols |
| US8625624B1 (en) * | 2008-06-13 | 2014-01-07 | Cisco Technology, Inc. | Self-adjusting load balancing among multiple fabric ports |
| CN101465806B (en) * | 2008-10-22 | 2011-11-16 | 华为技术有限公司 | Method, device and system for scheduling exchange network data packet |
| US20100138575A1 (en) | 2008-12-01 | 2010-06-03 | Micron Technology, Inc. | Devices, systems, and methods to synchronize simultaneous dma parallel processing of a single data stream by multiple devices |
| US20100174887A1 (en) | 2009-01-07 | 2010-07-08 | Micron Technology Inc. | Buses for Pattern-Recognition Processors |
| JP5287975B2 (en) * | 2009-03-09 | 2013-09-11 | 富士通株式会社 | Information processing device |
| US9323994B2 (en) | 2009-12-15 | 2016-04-26 | Micron Technology, Inc. | Multi-level hierarchical routing matrices for pattern-recognition processors |
| US8325723B1 (en) * | 2010-02-25 | 2012-12-04 | Integrated Device Technology, Inc. | Method and apparatus for dynamic traffic management with packet classification |
| CN103098431B (en) * | 2010-09-14 | 2016-03-23 | 惠普发展公司，有限责任合伙企业 | Computer Systems Organization switch |
| CN102006243B (en) * | 2010-12-28 | 2012-05-30 | 汉柏科技有限公司 | Method for sending congestion messages |
| US8680888B2 (en) * | 2011-12-15 | 2014-03-25 | Micron Technologies, Inc. | Methods and systems for routing in a state machine |
| US9270484B2 (en) * | 2012-01-23 | 2016-02-23 | Microsoft Technology Licensing, Llc | Data center network using circuit switching |
| US20130275709A1 (en) | 2012-04-12 | 2013-10-17 | Micron Technology, Inc. | Methods for reading data from a storage buffer including delaying activation of a column select |
| CN103516749A (en) * | 2012-06-21 | 2014-01-15 | 浙江大华技术股份有限公司 | Method and apparatus for multi-card sending-based data sending |
| US9524248B2 (en) | 2012-07-18 | 2016-12-20 | Micron Technology, Inc. | Memory management for a hierarchical memory system |
| US9703574B2 (en) | 2013-03-15 | 2017-07-11 | Micron Technology, Inc. | Overflow detection and correction in state machine engines |
| US9448965B2 (en) | 2013-03-15 | 2016-09-20 | Micron Technology, Inc. | Receiving data streams in parallel and providing a first portion of data to a first state machine engine and a second portion to a second state machine |
| US9560661B2 (en) | 2013-05-22 | 2017-01-31 | Microsoft Technology Licensing, Llc | Allocation of shared resources for virtualized networking |
| US9426081B2 (en) | 2013-06-01 | 2016-08-23 | Microsoft Technology Licensing, Llc | Management of multilevel queues for shared network adapters |
| US9531641B2 (en) * | 2014-07-29 | 2016-12-27 | Oracle International Corporation | Virtual output queue linked list management scheme for switch fabric |
| US10769099B2 (en) | 2014-12-30 | 2020-09-08 | Micron Technology, Inc. | Devices for time division multiplexing of state machine engine signals |
| US10430210B2 (en) | 2014-12-30 | 2019-10-01 | Micron Technology, Inc. | Systems and devices for accessing a state machine |
| US11366675B2 (en) | 2014-12-30 | 2022-06-21 | Micron Technology, Inc. | Systems and devices for accessing a state machine |
| US10846103B2 (en) | 2015-10-06 | 2020-11-24 | Micron Technology, Inc. | Methods and systems for representing processing resources |
| US10691964B2 (en) | 2015-10-06 | 2020-06-23 | Micron Technology, Inc. | Methods and systems for event reporting |
| US10977309B2 (en) | 2015-10-06 | 2021-04-13 | Micron Technology, Inc. | Methods and systems for creating networks |
| US10146555B2 (en) | 2016-07-21 | 2018-12-04 | Micron Technology, Inc. | Adaptive routing to avoid non-repairable memory and logic defects on automata processor |
| US10268602B2 (en) | 2016-09-29 | 2019-04-23 | Micron Technology, Inc. | System and method for individual addressing |
| US10019311B2 (en) | 2016-09-29 | 2018-07-10 | Micron Technology, Inc. | Validation of a symbol response memory |
| US10929764B2 (en) | 2016-10-20 | 2021-02-23 | Micron Technology, Inc. | Boolean satisfiability |
| US10592450B2 (en) | 2016-10-20 | 2020-03-17 | Micron Technology, Inc. | Custom compute cores in integrated circuit devices |
| CN108199976B (en) * | 2017-12-28 | 2021-05-04 | 天津芯海创科技有限公司 | Switching equipment, switching system and data sending method of RapidIO network |
| CN110233798B (en) * | 2018-03-05 | 2021-02-26 | 华为技术有限公司 | Data processing method, device and system |
| US11265269B2 (en) * | 2020-03-02 | 2022-03-01 | Arista Networks, Inc. | Networking system having multiple components with multiple loci of control |
| CN115086104B (en) * | 2022-06-23 | 2023-11-21 | 武汉迈威通信股份有限公司 | Method for supporting data disconnection retransmission and serial server |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| MX9306994A (en) | 1992-12-15 | 1994-06-30 | Ericsson Telefon Ab L M | FLOW CONTROL SYSTEM FOR PACKAGE SWITCHES. |
| JP2655464B2 (en) * | 1992-12-25 | 1997-09-17 | 日本電気株式会社 | Packet switching method |
| US5570360A (en) * | 1995-03-20 | 1996-10-29 | Stratacom, Inc. | Method and apparatus for implementing communication service contract using cell arrival information |
| US5754120A (en) * | 1995-12-21 | 1998-05-19 | Lucent Technologies | Network congestion measurement method and apparatus |
| US6442172B1 (en) * | 1996-07-11 | 2002-08-27 | Alcatel Internetworking, Inc. | Input buffering and queue status-based output control for a digital traffic switch |
| JP3156623B2 (en) * | 1997-01-31 | 2001-04-16 | 日本電気株式会社 | Fiber channel fabric |
| US6563837B2 (en) * | 1998-02-10 | 2003-05-13 | Enterasys Networks, Inc. | Method and apparatus for providing work-conserving properties in a non-blocking switch with limited speedup independent of switch size |
| US6247058B1 (en) * | 1998-03-30 | 2001-06-12 | Hewlett-Packard Company | Method and apparatus for processing network packets using time stamps |
| US6212194B1 (en) * | 1998-08-05 | 2001-04-03 | I-Cube, Inc. | Network routing switch with non-blocking arbitration system |
| US6636483B1 (en) * | 1999-02-25 | 2003-10-21 | Fairchild Semiconductor Corporation | Network switch with zero latency flow control |
| US7203171B1 (en) * | 1999-12-20 | 2007-04-10 | Cisco Technology, Inc. | Ingress discard in output buffered switching devices |
| DE60120807T2 (en) | 2000-03-06 | 2006-12-28 | International Business Machines Corp. | Switching device and method |
| US20020080780A1 (en) | 2000-08-10 | 2002-06-27 | Mccormick James S. | Buffering system for use in a communication switch that includes a multiprocessor control block and method therefore |
| US6914883B2 (en) * | 2000-12-28 | 2005-07-05 | Alcatel | QoS monitoring system and method for a high-speed DiffServ-capable network element |
| US7230917B1 (en) * | 2001-02-22 | 2007-06-12 | Cisco Technology, Inc. | Apparatus and technique for conveying per-channel flow control information to a forwarding engine of an intermediate network node |
| US7085229B1 (en) * | 2001-10-24 | 2006-08-01 | Cisco Technology, Inc. | Scheduling assist for data networking packet dequeuing in a parallel 1-D systolic array system |
| US7145904B2 (en) * | 2002-01-03 | 2006-12-05 | Integrated Device Technology, Inc. | Switch queue predictive protocol (SQPP) based packet switching technique |
-
2002
- 2002-11-26 US US10/304,412 patent/US7349416B2/en not_active Expired - Fee Related
-
2003
- 2003-11-05 CA CA2505844A patent/CA2505844C/en not_active Expired - Fee Related
- 2003-11-05 CN CNB2003801042707A patent/CN100405344C/en not_active Expired - Fee Related
- 2003-11-05 WO PCT/US2003/035124 patent/WO2004049174A2/en not_active Application Discontinuation
- 2003-11-05 AU AU2003291743A patent/AU2003291743B2/en not_active Ceased
- 2003-11-05 DE DE60321952T patent/DE60321952D1/en not_active Expired - Lifetime
- 2003-11-05 AT AT03768637T patent/ATE400023T1/en not_active IP Right Cessation
- 2003-11-05 EP EP03768637A patent/EP1565828B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| AU2003291743A1 (en) | 2004-06-18 |
| CA2505844C (en) | 2010-08-10 |
| EP1565828B1 (en) | 2008-07-02 |
| WO2004049174A2 (en) | 2004-06-10 |
| AU2003291743B2 (en) | 2010-08-05 |
| CN100405344C (en) | 2008-07-23 |
| EP1565828A2 (en) | 2005-08-24 |
| ATE400023T1 (en) | 2008-07-15 |
| US7349416B2 (en) | 2008-03-25 |
| WO2004049174A3 (en) | 2004-11-25 |
| DE60321952D1 (en) | 2008-08-14 |
| US20040100980A1 (en) | 2004-05-27 |
| CN1717669A (en) | 2006-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2505844A1 (en) | Apparatus and method for distributing buffer status information in a switching fabric | |
| US6473428B1 (en) | Multi-threaded, multi-cast switch | |
| US5455820A (en) | Output-buffer switch for asynchronous transfer mode | |
| US7346001B1 (en) | Systems and methods for limiting low priority traffic from blocking high priority traffic | |
| US7814283B1 (en) | Low latency request dispatcher | |
| AU767085B2 (en) | Optimizing the transfer of data packets between LANs | |
| US8223778B2 (en) | Routing table architecture | |
| CN105308920B (en) | Multicast Flows reorder scheme | |
| CA2490915C (en) | Apparatus and method to switch packets using a switch fabric with memory | |
| EP1045558B1 (en) | Very wide memory TDM switching system | |
| US20020044546A1 (en) | Methods and apparatus for managing traffic through a buffered crossbar switch fabric | |
| US20110176425A1 (en) | Load-Balancing Structure for Packet Switches and Its Constructing Method | |
| US20070297330A1 (en) | Scalable Link-Level Flow-Control For A Switching Device | |
| EP3367622B1 (en) | Data processing apparatus | |
| CA2337674A1 (en) | Switching arrangement and method | |
| US6574232B1 (en) | Crossbar switch utilizing broadcast buffer and associated broadcast buffer management unit | |
| US20120311175A1 (en) | Guaranteed bandwidth memory apparatus and method | |
| US7675930B2 (en) | Chip circuit for combined and data compressed FIFO arbitration for a non-blocking switch | |
| US20080031262A1 (en) | Load-balanced switch architecture for reducing cell delay time | |
| WO2002056526A3 (en) | Non-blocking virtual switch architecture | |
| US20030193943A1 (en) | Controlled shared memory smart switch system | |
| US20020080795A1 (en) | Packet switching arrangement comprising a cascade control and bufferless cascade switching matrix | |
| CA2152637A1 (en) | Network for Transferring Consecutive Packets Between Processor and Memory with a Reduced Blocking Time | |
| US20070268925A1 (en) | Input buffer device and control method thereof | |
| WO2002101985A3 (en) | Distribution of status information from several virtual output queues over a plurality of switch cards of a packet switching device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |
Effective date: 20171106 |