CN101706764B - Quick interconnect equipment of peripheral components and method thereof for matching with different communication terminals - Google Patents
Quick interconnect equipment of peripheral components and method thereof for matching with different communication terminals Download PDFInfo
- Publication number
- CN101706764B CN101706764B CN200910246714XA CN200910246714A CN101706764B CN 101706764 B CN101706764 B CN 101706764B CN 200910246714X A CN200910246714X A CN 200910246714XA CN 200910246714 A CN200910246714 A CN 200910246714A CN 101706764 B CN101706764 B CN 101706764B
- Authority
- CN
- China
- Prior art keywords
- opposite equip
- read request
- request packet
- addressing space
- bag
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention relates to the technical field of equipment interconnection, and discloses quick interconnect equipment of peripheral components and a method thereof for matching with different communication terminals. The equipment comprises a detecting unit used for detecting an addressing space and a label bit wide supported by communicated opposite equipment, and a packing unit used for packing a communicated transmission layer protocol packet according to the addressing space and the label bit wide supported by the opposite equipment and detected by the detecting unit. Adaptive compatibility can be realized by aiming at a root complex or end equipment of the quick interconnection system of different peripheral components, and the system bandwidth performance can be optimized.
Description
Technical field
The present invention relates to the apparatus interconnection technology, the method that is specifically related to a kind of quick interconnect equipment of peripheral components and mates with different communication terminals.
Background technology
PCI-E (Peripheral Component Interconnect Express, peripheral components is interconnected fast) system is based on the PCI-E agreement, be used for interconnecting such as calculate and communications platform use in the third generation high-performance I/O bus of peripherals, can be applied to the bus of all peripheral I/O apparatus interconnections such as mobile device, desktop computer, workstation, server, embedded calculating and communications platform.The PCI-E agreement is supported two kinds of addressing formats of 32bit/64bit space addressing, and different equipment may be supported or compatible different addressing formats, also may only support a kind of addressing format and incompatible other addressing formats.To this, the PCI-E agreement does not have mandatory provision.
Stipulating in the PCI-E agreement can have 5bit and two kinds of bit wides of 8bit tag number that each PCI-E equipment has.Mark the order of its transmission when being used to send request for tag number or finishing bag, carry out a coupling that sends or receive.
In the PCI-E system design,,, then may cause owing to the link time-delay is eaten up in the continuous transmission that can't utilize request, and can not utilize the situation of PCI-E bandwidth fully if tag number very few owing to there is the link time-delay.For example, if the time-delay of link is 8000ns, there are 32 tag number, suppose that they send successively according to the sequence number of 0-31, the opposite end gives to respond successively and return, and stipulates according to agreement so, receiving the finishing before the bag of No. 0 tag, No. 0 tag can not reuse.If receiving 1 finishes bag and needs 150ns, can find to receive continuously 32 TLP (Transaction Layer Packet so, the transport layer protocol bag) needs 4800ns altogether, even if send and receive TLP so continuously, all also need to wait for could receive behind the 8000-32*150=3200ns second take turns finish bag, can not make the performance of PCI-E system reach optimum.
In addition, in system with a plurality of PCI-E equipment, because the respondent behavior for equipment in PCI Express (PCIE) agreement has many options or does not have regulation, different PCI-E equipment is for the different respondent behavior of these options of agreement/do not stipulate to have in the system, support that such as system 32bit still is the space addressing of 64bit, the tag of system's support number is basic 5bit or extendible 8bit bit wide, therefore, can't use the PCI-E equipment that has addressing different space or tag bit wide with a FPGA (Field-Programmable Gate Array, i.e. field programmable gate array) or chip support.
Such as, in detecting the PCI-E system, in the whether online a kind of scheme of main process equipment, comprise signal inspection unit and timing unit, wherein, detecting signal unit is responsible for transmitting supervisory signal/TLP and is given main process equipment, and receives the TLP of host device responds; Timing unit is used to be provided with an overtime maximal value, and the detection signal/TLP that sends is carried out timing, if the overtime TLP that does not still receive response then thinks the other side's equipment off-line, otherwise is judged to be online.If have the incompatible or tag number unmatched situation of support bit wide of addressing of address scope for detection/detected equipment room, detected equipment can't correctly respond the test TLP of transmission, cause detecting error.
Summary of the invention
The method that the embodiment of the invention provides a kind of quick interconnect equipment of peripheral components and mates with different communication terminals can realize the self-adaptation compatibility at different PCI-E root complexs or endpoint device, and the optimization system bandwidth performance.
For this reason, the embodiment of the invention provides following technical scheme:
A kind of quick interconnect equipment of peripheral components comprises:
Detecting unit is used to detect addressing space and the label bit wide that opposite equip. to be communicated by letter is supported;
Encapsulation unit is used for the transport layer protocol bag of communicating by letter being encapsulated with the label bit wide according to the addressing space of the detected opposite equip. support of described detecting unit;
Described detecting unit comprises: send subelement, be used for sending read request packet to opposite equip.; Receive subelement, be used to receive the bag of finishing that opposite equip. returns; Subelement is surveyed in the address, is used to be configured to survey the read request packet of addressing space, sends the read request packet of constructing to described transmission subelement, and wraps the addressing space of determining that opposite equip. is supported according to finishing of described reception subelement reception; Label is surveyed subelement, is used to be configured to survey the read request packet of label bit wide, sends the read request packet of constructing to described transmission subelement, and wraps the label bit wide of determining that opposite equip. is supported according to finishing of described reception subelement reception.
The method of a kind of quick interconnect equipment of peripheral components and different communication terminals coupling comprises:
When described device start, send the read request packet be used to survey addressing space to opposite equip., and receive the bag of finishing that opposite equip. returns, according to the addressing space that bag determines that opposite equip. is supported of finishing that receives; Send the read request packet that is used to survey the label bit wide according to the addressing space of described opposite equip. support to opposite equip., and receive the bag of finishing that opposite equip. returns, according to the label bit wide that bag determines that opposite equip. is supported of finishing that receives; Addressing space according to detected opposite equip. support encapsulates the transport layer protocol bag of communicating by letter with the label bit wide.
The method of a kind of quick interconnect equipment of peripheral components and different communication terminals coupling comprises:
When described device start, send the read request packet be used to survey the label bit wide to opposite equip., and receive the bag of finishing that opposite equip. returns, according to the label bit wide that bag determines that opposite equip. is supported of finishing that receives; Tag number according to the label bit wide correspondence of described opposite equip. support sends the read request packet that is used to survey addressing space to described opposite equip., and receives the bag of finishing that opposite equip. returns, according to the addressing space that bag determines that opposite equip. is supported of finishing that receives; Addressing space according to detected opposite equip. support encapsulates the transport layer protocol bag of communicating by letter with the label bit wide.
Quick interconnect equipment of peripheral components that the embodiment of the invention provides and the method for mating with different communication terminals, by send the TLP read data bag of surveying to opposite equip., the TLP that returns according to the opposite equip. response condition wraps, determine the addressing space and the label bit wide of opposite equip., addressing space according to the opposite equip. support encapsulates the transport layer protocol bag of communicating by letter with the label bit wide then, thereby can be complementary with different PCI-E equipment adaptively or compatibility, make the PCI-E system obtain optimum bandwidth performance.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, to do to introduce simply to the accompanying drawing of required use in embodiment or the description of the Prior Art below, apparently, accompanying drawing in describing below only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the structural representation of embodiment of the invention quick interconnect equipment of peripheral components;
Fig. 2 is a kind of preferred structure synoptic diagram of detecting unit in the embodiment of the invention quick interconnect equipment of peripheral components;
Fig. 3 is the process flow diagram of the method for embodiment of the invention quick interconnect equipment of peripheral components and different communication terminals coupling;
Fig. 4 is a kind of specific implementation process flow diagram of the method for embodiment of the invention quick interconnect equipment of peripheral components and different communication terminals coupling;
Fig. 5 is the another kind of specific implementation process flow diagram of the method for embodiment of the invention quick interconnect equipment of peripheral components and different communication terminals coupling.
Embodiment
In order to make those skilled in the art person understand the scheme of the embodiment of the invention better, the embodiment of the invention is described in further detail below in conjunction with drawings and embodiments.
As shown in Figure 1, be the structural representation of embodiment of the invention quick interconnect equipment of peripheral components.
This equipment comprises: detecting unit 101 and encapsulation unit 102.Wherein:
Detecting unit 101 is used to detect addressing space and the label bit wide that opposite equip. to be communicated by letter is supported;
Embodiment of the invention quick interconnect equipment of peripheral components, can be applied in the system of a plurality of PCI-E equipment, addressing range and the label bit wide that can adjust oneself automatically according to the addressing space and the label bit wide of detected opposite equip., coupling or compatible different opposite equip.s, and can access optimum bandwidth performance.
In embodiments of the present invention, a kind of preferred structure of described detecting unit 101 comprises as shown in Figure 2:
Send subelement 201, be used for sending read request packet to opposite equip.;
Receive subelement 202, be used to receive the bag of finishing that opposite equip. returns;
Subelement 203 is surveyed in the address, is used to be configured to survey the read request packet of addressing space, sends the read request packet of constructing to described transmission subelement 201, and wraps the addressing space of determining that opposite equip. is supported according to finishing of described reception subelement 202 receptions;
Label is surveyed subelement 204, is used to be configured to survey the read request packet of label bit wide, sends the read request packet of constructing to described transmission subelement 201, and wraps the label bit wide of determining that opposite equip. is supported according to finishing of described reception subelement 202 receptions.
In this embodiment, can survey by advanced row address, after determining the addressing space that opposite equip. is supported, carry out label again and survey.In this case:
Subelement 203 is surveyed in described address, specifically be used for according to minimum tag number (such as 5 bit bit wides), successively according to addressing space descending (such as, be respectively 64 bits, 32 bits) the sequential configuration read request packet, send the read request packet of structure to described transmission subelement 201, up to receive at described reception subelement 202 corresponding described minimum tag number correctly finish bag the time, determine that addressing space that described opposite equip. supports is the addressing space when the read request packet of front construction;
Described label is surveyed subelement 204, specifically be used for after the addressing space of subelement 203 definite opposite equip.s supports is surveyed in described address, addressing space according to the opposite equip. support, successively according to tag number ascending (such as, be respectively 5 bit bit wides, 8 bit bit wides) sequential configuration read request packet, send the read request packet of structure to described transmission subelement 201, and receive unsuccessful at described reception subelement 202, do not support, tag number is incorrect or tag number is not corresponding finish bag after, the label bit wide of determining described opposite equip. support is the preceding once bit wide of the tag number correspondence of the read request packet of structure.
Such as, the read request TLP bag that it is 5 bit bit wides that address detection subelement 203 is at first constructed 64 bit addressing space, tag number sends to opposite equip. by sending subelement 201, surveys as address first.
If the correct bag of finishing that receives that subelement 202 received that opposite equip. returns, illustrate that then the address is surveyed successfully first, opposite equip. is supported 64 bit addressing, and this moment, the tag number (5 bit bit wide) that subelement 203 notified tag detection subelement 204 opposite equip.s are supported 64 bit addressing and current read request TLP bag correspondence was surveyed in the address.The read request TLP bag that it is 8 bit bit wides that label is surveyed subelement 204 structures one 64 bit addressing space, tag number sends to opposite equip. by sending subelement 201, surveys as label first.If what receive that subelement 202 receives this tag number 8 that opposite equip. returns correctly finishes bag, illustrate that then opposite equip. supports 8 bit label bit wides.At this moment, in order to make the PCI-E system obtain optimum bandwidth performance, label is surveyed subelement 204 needs to keep addressing space constant, but increase the bit wide of tag number, continue structure read request TLP bag, send to and send subelement 201 transmissions, receive one that opposite equip. returns and do not support up to receiving subelement 202, unsuccessful, tag number is incorrect or tag number is not corresponding finish bag after, illustrate that opposite equip. do not support current label bit wide, at this moment, the label bit wide that can determine the opposite equip. support is consistent with the preceding bit wide of once receiving of correctly finishing the corresponding tag number of bag.So far, whole detection process finishes.
If of receiving that subelement 202 receives that opposite equip. returns is unsuccessful or do not support to finish bag, perhaps do not receive the correct bag of finishing of 64 bits that opposite equip. returns in the given time, illustrate that then failure is surveyed in the address first, opposite equip. is not supported 64 bit addressing, this moment, subelement 203 continuation structure read request TLP bags were surveyed in the address, and the addressing space that read request TLP is wrapped changes 32 bits into, tag number is constant still to be 5 bit bit wides, the read request TLP bag of structure is sent to opposite equip. by sending subelement 201, up to receive subelement 202 receive correct finish bag after, the addressing space in determining addressing space that opposite equip. supports and the corresponding read request TLP that works as front construction wrapping is consistent.
In this embodiment, can also sign detection by advanced rower, after determining the label bit wide that opposite equip. is supported, carry out the address again and survey.In this case:
Described label is surveyed subelement 204, specifically be used for according to minimum addressing space (such as, 8 bits), successively according to tag number descending (such as, be respectively 8 bit bit wides, 5 bit bit wides) the sequential configuration read request packet, send the read request packet of structure to described transmission subelement 201, up to described reception subelement 202 receive corresponding described minimum addressing space correctly finish bag the time, determine that label bit wide that described opposite equip. supports is the bit wide when the tag number correspondence of the read request packet of front construction;
Subelement 203 is surveyed in described address, specifically be used for after described label is surveyed the label bit wide of subelement 204 definite opposite equip.s supports, the tag number of the label bit wide correspondence of supporting according to opposite equip., successively according to addressing space ascending (such as, be respectively 8 bits, 32 bits, 64 bits) sequential configuration read request packet, send the read request packet of structure to described transmission subelement 201, and receive unsuccessful or do not support to finish bag at described reception subelement 202, after perhaps not receiving the detection packet of addressing in the given time, the addressing space of determining described opposite equip. support is the preceding once addressing space of the read request packet of structure.
Such as, the read request TLP bag that it is 8 bit bit wides that label detection subelement 204 is at first constructed 8 bit addressing space, tag number sends to opposite equip. by sending subelement 201, surveys as label first.
If receiving subelement 202, to have received tag number that opposite equip. returns be 8 the correct bag of finishing, illustrate that then label is surveyed successfully first, opposite equip. is supported 8 bit label bit wides, and this moment, label was surveyed the information Notify Address detection subelement 203 that the addressing space (8 bit) of 8 bit label bit wides and current read request TLP bag correspondence supported opposite equip. by subelement 204.The read request TLP bag that it is 8 bit bit wides that subelement 203 structures one 32 bit addressing space, tag number are surveyed in the address sends to opposite equip. by sending subelement 201, surveys as address first.Finish bag if of receiving that subelement 202 receives that opposite equip. returns is correct, illustrate that then opposite equip. supports 32 bit addressing spaces.At this moment, in order to make the PCI-E system obtain optimum bandwidth performance, subelement 203 is surveyed in the address needs to keep tag number constant, but increase addressing space, continue structure read request TLP bag, send to and send subelement 201 transmissions, receive one that opposite equip. returns and do not support or the unsuccessful bag of finishing up to receiving subelement 202, perhaps do not receive in the given time finish bag after, illustrate that opposite equip. do not support current addressing space, at this moment, to finish the corresponding addressing space of bag consistent with preceding once receive correct for the addressing space that can determine the opposite equip. support.So far, whole detection process finishes.
If of receiving that subelement 202 receives that opposite equip. returns does not support or is unsuccessful, perhaps tag number is incorrect or not corresponding finishes bag, illustrate that then label is surveyed failure first, opposite equip. is not supported 8 bit label bit wides, this moment, label was surveyed subelement 204 continuation structure read request TLP bags, and the tag number that read request TLP is wrapped changes 5 bit bit wides into, addressing space is constant still to be 8 bits, the read request TLP bag of structure is sent to opposite equip. by sending subelement 201, up to receive that subelement 202 receives tag number in the corresponding read request TLP bag correct finish bag after, the bit wide of the tag number in determining label bit wide that opposite equip. supports and the corresponding read request TLP that works as front construction wrapping is consistent.
Certainly, described detecting unit 101 is not limited in structure shown in Figure 2, also other malformations can be arranged.Such as, address probe unit 203 and label probe unit 204 wherein can be integrated, the also arbitration functions of the addressing space that the probe unit 203 pairs of opposite equip.s in address can be supported, and the arbitration functions of the label bit wide of 204 pairs of opposite equip. supports of label probe unit is transplanted in the described reception subelement 202.For another example, can also independently finish respectively the addressing space of opposite equip. and the detecting function of label bit wide, promptly not need mutual between address probe unit 203 and the label probe unit 204 by address probe unit 203 and label probe unit 204.Certainly, other malformations can also be arranged, enumerate no longer one by one at this.
The quick interconnect equipment of peripheral components of the embodiment of the invention can be used as the endpoint device of PCI-E system, adaptively with different PCI-E root complexs or endpoint device is complementary or compatible.Described root complex is the assembly in the PCI-E system, refers to the equipment that connects CPU and storage subsystem PCI Express structure.
Described quick interconnect equipment of peripheral components can be by FPGA (Field-Programmable Gate Array, field programmable gate array) or ASIC (Application Specific Integrated Circuit, special IC) etc. form according to the logical design of setting.
Corresponding to quick interconnect equipment of peripheral components recited above, the embodiment of the invention also provides the method for a kind of quick interconnect equipment of peripheral components and different communication terminals coupling.
As shown in Figure 3, be the process flow diagram of this method, may further comprise the steps:
Step 301 when quick interconnect equipment of peripheral components starts, detects addressing space and label bit wide that opposite equip. to be communicated by letter is supported;
Step 302 encapsulates the transport layer protocol bag of communicating by letter with the label bit wide according to the addressing space of detected opposite equip. support.
The method of the embodiment of the invention, can be applied in the system of a plurality of PCI-E equipment, the addressing range and the label bit wide that make PCI-E equipment adjust oneself automatically according to the addressing space and the label bit wide of detected opposite equip., automatically mate or compatible different opposite equip.s, and can access optimum bandwidth performance.
In this embodiment, when detecting addressing space that opposite equip. to be communicated by letter supports and label bit wide, can survey by advanced row address, after determining the addressing space that opposite equip. is supported, carry out label again and survey; Also can sign detection by advanced rower, after determining the label bit wide that opposite equip. is supported, carry out the address again and survey.
As shown in Figure 4, be a kind of specific implementation process flow diagram of the method for embodiment of the invention quick interconnect equipment of peripheral components and different communication terminals coupling, may further comprise the steps:
Step 401 when quick interconnect equipment of peripheral components starts, sends the read request packet be used to survey addressing space to opposite equip., and receives the bag of finishing that opposite equip. returns, according to the addressing space that bag determines that opposite equip. is supported of finishing that receives.
Particularly, can be according to minimum tag number, successively according to the descending sequential configuration read request packet of addressing space, and the read request packet of structure sent to opposite equip.; If what receive corresponding described minimum tag number correctly finishes bag, determine that then addressing space that described opposite equip. supports is the addressing space when the read request packet of front construction.Detailed process can not repeat them here with reference to the front about the description among the embodiment of quick interconnect equipment of peripheral components.
Particularly, can be according to the addressing space of the opposite equip. of determining, successively according to the ascending sequential configuration read request packet of tag number, and the read request packet of structure sent to opposite equip.; Receive unsuccessful, do not support, tag number is incorrect or tag number is not corresponding finish bag after, the label bit wide of determining described opposite equip. support is the preceding once bit wide of the tag number correspondence of the read request packet of structure.Detailed process can not repeat them here with reference to the front about the description among the embodiment of quick interconnect equipment of peripheral components.
Step 403 encapsulates the transport layer protocol bag of communicating by letter with the label bit wide according to the addressing space of detected opposite equip. support.
As shown in Figure 5, be the another kind of specific implementation process flow diagram of the method for embodiment of the invention quick interconnect equipment of peripheral components and different communication terminals coupling, may further comprise the steps:
Step 501 when quick interconnect equipment of peripheral components starts, sends the read request packet be used to survey the label bit wide to opposite equip., and receives the bag of finishing that opposite equip. returns, according to the label bit wide that bag determines that opposite equip. is supported of finishing that receives.
Particularly, can be according to minimum addressing space, successively according to the descending sequential configuration read request packet of tag number, and the read request packet of structure sent to opposite equip.; Receive corresponding described minimum addressing space correctly finish bag after, determine that label bit wide that described opposite equip. supports is the bit wide when the tag number correspondence of the read request packet of front construction.Detailed process can not repeat them here with reference to the front about the description among the embodiment of quick interconnect equipment of peripheral components.
Particularly, the tag number of the label bit wide correspondence that can support according to the opposite equip. of determining successively according to the ascending sequential configuration read request packet of addressing space, and sends to opposite equip. with the read request packet of structure; After receiving unsuccessful or not supporting to finish bag or do not receive the detection packet of addressing in the given time, the addressing space of determining described opposite equip. support is the preceding once addressing space of the read request packet of structure.Detailed process can not repeat them here with reference to the front about the description among the embodiment of quick interconnect equipment of peripheral components.
Step 503 encapsulates the transport layer protocol bag of communicating by letter with the label bit wide according to the addressing space of detected opposite equip. support.
Certainly, the method for the embodiment of the invention is not limited in above-mentioned these two kinds of specific implementations, and other modes can also be arranged, and enumerates no longer one by one at this.
Utilize the quick interconnect equipment of peripheral components of the embodiment of the invention and the method for different communication terminals coupling, the endpoint device that can make the PCI-E system is adaptively with different PCI-E root complexs or endpoint device is complementary or compatible, and makes the PCI-E system obtain optimum bandwidth performance.
One of ordinary skill in the art will appreciate that all or part of step that realizes in the foregoing description method is to instruct relevant hardware to finish by program, described program can be stored in the computer read/write memory medium, described storage medium, as: ROM/RAM, magnetic disc, CD etc.
More than the embodiment of the invention is described in detail, used embodiment herein the present invention set forth, the explanation of above embodiment just is used for help understanding method and apparatus of the present invention; Simultaneously, for one of ordinary skill in the art, according to thought of the present invention, the part that all can change in specific embodiments and applications, in sum, this description should not be construed as limitation of the present invention.
Claims (8)
1. a quick interconnect equipment of peripheral components is characterized in that, comprising:
Detecting unit is used to detect addressing space and the label bit wide that opposite equip. to be communicated by letter is supported;
Encapsulation unit is used for the transport layer protocol bag of communicating by letter being encapsulated with the label bit wide according to the addressing space of the detected opposite equip. support of described detecting unit;
Described detecting unit comprises:
Send subelement, be used for sending read request packet to opposite equip.;
Receive subelement, be used to receive the bag of finishing that opposite equip. returns;
Subelement is surveyed in the address, is used to be configured to survey the read request packet of addressing space, sends the read request packet of constructing to described transmission subelement, and wraps the addressing space of determining that opposite equip. is supported according to finishing of described reception subelement reception;
Label is surveyed subelement, is used to be configured to survey the read request packet of label bit wide, sends the read request packet of constructing to described transmission subelement, and wraps the label bit wide of determining that opposite equip. is supported according to finishing of described reception subelement reception.
2. equipment according to claim 1 is characterized in that,
Subelement is surveyed in described address, specifically be used for according to minimum tag number, successively according to the descending sequential configuration read request packet of addressing space, and with the structure read request packet send described transmission subelement to, up to receive at described reception subelement corresponding described minimum tag number correctly finish bag the time, determine that addressing space that described opposite equip. supports is the addressing space when the read request packet of front construction;
Described label is surveyed subelement, specifically be used for addressing space according to described opposite equip. support, successively according to the ascending sequential configuration read request packet of tag number, send the read request packet of structure to described transmission subelement, if and described reception subelement receive unsuccessful, do not support, tag number is incorrect or tag number is not corresponding finishes bag, the label bit wide of then determining described opposite equip. support is the preceding once bit wide of the tag number correspondence of the read request packet of structure.
3. equipment according to claim 1 is characterized in that,
Described label is surveyed subelement, specifically be used for according to minimum addressing space, successively according to the descending sequential configuration read request packet of tag number, and with the structure read request packet send described transmission subelement to, up to described reception subelement receive corresponding described minimum addressing space correctly finish bag the time, determine that label bit wide that described opposite equip. supports is the bit wide when the tag number correspondence of the read request packet of front construction;
Subelement is surveyed in described address, specifically be used for tag number according to the label bit wide correspondence of described opposite equip. support, successively according to the ascending sequential configuration read request packet of addressing space, and with the structure read request packet send described transmission subelement to, if and described reception subelement receives the unsuccessful or unsupported detection packet of finishing bag or not receiving addressing in the given time, the addressing space of then determining described opposite equip. support is the preceding once addressing space of the read request packet of structure.
4. according to each described equipment of claim 1 to 3, it is characterized in that described opposite equip. comprises root complex or endpoint device.
5. the method for quick interconnect equipment of peripheral components and different communication terminals coupling is characterized in that,
When described device start, send the read request packet be used to survey addressing space to opposite equip., and receive the bag of finishing that opposite equip. returns, according to the addressing space that bag determines that opposite equip. is supported of finishing that receives;
Send the read request packet that is used to survey the label bit wide according to the addressing space of described opposite equip. support to opposite equip., and receive the bag of finishing that opposite equip. returns, according to the label bit wide that bag determines that opposite equip. is supported of finishing that receives;
Addressing space according to detected opposite equip. support encapsulates the transport layer protocol bag of communicating by letter with the label bit wide.
6. method according to claim 5 is characterized in that,
Describedly send the read request packet be used to survey addressing space to opposite equip. and comprise:,, and the read request packet of structure sent to opposite equip. successively according to the descending sequential configuration read request packet of addressing space according to minimum tag number;
Describedly determine that according to the bag of finishing that receives the addressing space of opposite equip. support comprises: if receive corresponding described minimum tag number correctly finish bag, the addressing space of then determining described opposite equip. support is the preceding once addressing space of the read request packet of structure;
Describedly send the read request packet be used to survey the label bit wide to opposite equip. and comprise:,, and the read request packet of structure sent to opposite equip. successively according to the ascending sequential configuration read request packet of tag number according to the addressing space of the opposite equip. of determining;
Describedly determine that according to the bag of finishing that receives the label bit wide of opposite equip. support comprises: if receive unsuccessful, do not support, tag number is incorrect or tag number is not corresponding finishes bag, the label bit wide of then determining described opposite equip. support is the preceding once bit wide of the tag number correspondence of the read request packet of structure.
7. the method for quick interconnect equipment of peripheral components and different communication terminals coupling is characterized in that,
When described device start, send the read request packet be used to survey the label bit wide to opposite equip., and receive the bag of finishing that opposite equip. returns, according to the label bit wide that bag determines that opposite equip. is supported of finishing that receives;
Tag number according to the label bit wide correspondence of described opposite equip. support sends the read request packet that is used to survey addressing space to described opposite equip., and receives the bag of finishing that opposite equip. returns, according to the addressing space that bag determines that opposite equip. is supported of finishing that receives;
Addressing space according to detected opposite equip. support encapsulates the transport layer protocol bag of communicating by letter with the label bit wide.
8. method according to claim 7 is characterized in that,
Describedly send the read request packet be used to survey the label bit wide to opposite equip. and comprise:,, and the read request packet of structure sent to opposite equip. successively according to the descending sequential configuration read request packet of tag number according to minimum addressing space;
Describedly determine that according to the bag of finishing that receives the label bit wide of opposite equip. support comprises: if receive corresponding described minimum addressing space correctly finish bag, determine that then label bit wide that described opposite equip. supports is the bit wide when the tag number correspondence of the read request packet of front construction;
Describedly send the read request packet be used to survey addressing space to opposite equip. and comprise: the tag number of the label bit wide correspondence of supporting according to the opposite equip. of determining, send to opposite equip. successively according to the ascending sequential configuration read request packet of addressing space, and with the read request packet of structure;
The described bag of finishing according to reception determines that the addressing space of opposite equip. support comprises: if receive the unsuccessful or unsupported detection packet of finishing bag or not receiving addressing in the given time, then the addressing space of definite described opposite equip. support is the preceding once addressing space of the read request packet of structure.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910246714XA CN101706764B (en) | 2009-11-26 | 2009-11-26 | Quick interconnect equipment of peripheral components and method thereof for matching with different communication terminals |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910246714XA CN101706764B (en) | 2009-11-26 | 2009-11-26 | Quick interconnect equipment of peripheral components and method thereof for matching with different communication terminals |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101706764A CN101706764A (en) | 2010-05-12 |
| CN101706764B true CN101706764B (en) | 2011-09-07 |
Family
ID=42376990
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910246714XA Active CN101706764B (en) | 2009-11-26 | 2009-11-26 | Quick interconnect equipment of peripheral components and method thereof for matching with different communication terminals |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101706764B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111581139B (en) * | 2020-05-06 | 2022-05-17 | 浙江宇视科技有限公司 | Compatible processing method, device and equipment of PCIe equipment and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1783046A (en) * | 2004-11-30 | 2006-06-07 | 技嘉科技股份有限公司 | Method for providing AGP card set on PCI bus slot |
| US7308523B1 (en) * | 2006-04-10 | 2007-12-11 | Pericom Semiconductor Corp. | Flow-splitting and buffering PCI express switch to reduce head-of-line blocking |
| US7315911B2 (en) * | 2005-01-20 | 2008-01-01 | Dot Hill Systems Corporation | Method for efficient inter-processor communication in an active-active RAID system using PCI-express links |
| CN100445976C (en) * | 2006-01-24 | 2008-12-24 | 中国科学院长春光学精密机械与物理研究所 | Method for automatically recognizing an equipment communicating with main control computer |
-
2009
- 2009-11-26 CN CN200910246714XA patent/CN101706764B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1783046A (en) * | 2004-11-30 | 2006-06-07 | 技嘉科技股份有限公司 | Method for providing AGP card set on PCI bus slot |
| US7315911B2 (en) * | 2005-01-20 | 2008-01-01 | Dot Hill Systems Corporation | Method for efficient inter-processor communication in an active-active RAID system using PCI-express links |
| CN100445976C (en) * | 2006-01-24 | 2008-12-24 | 中国科学院长春光学精密机械与物理研究所 | Method for automatically recognizing an equipment communicating with main control computer |
| US7308523B1 (en) * | 2006-04-10 | 2007-12-11 | Pericom Semiconductor Corp. | Flow-splitting and buffering PCI express switch to reduce head-of-line blocking |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101706764A (en) | 2010-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111159085B (en) | Automatic configuration method of PCIE (peripheral component interface express) bandwidth, server mainboard and server | |
| CN105703883B (en) | Apparatus, method and system for exchanging error information in unified protocol communication | |
| US9026854B2 (en) | Method of testing universal flash storage (UFS) interface and memory device implementing method of testing UFS interface | |
| KR100381502B1 (en) | Method, system, and program for determining system configuration | |
| CN1799035A (en) | Memory channel with bit lane fail-over | |
| CN103793307A (en) | Electronic device, management method thereof and cabinet servo system | |
| CN105900039A (en) | Apparatus, system and method to provide platform support for multiple memory technologies | |
| CN1964287A (en) | A system and method to test network card | |
| US8364872B2 (en) | Slave and communicating method between a master and the same | |
| CN102193503A (en) | Industrial control mainboard and method thereof for identifying external device | |
| CN105446837A (en) | Method, device and system for detecting whether IIC (inter-integrated circuit) interface device is connected | |
| US20100036990A1 (en) | Network device | |
| CN101706764B (en) | Quick interconnect equipment of peripheral components and method thereof for matching with different communication terminals | |
| CN102063341A (en) | High-density server | |
| US8391162B2 (en) | Apparatus and method for testing SMNP cards | |
| US8996770B2 (en) | Integrated link calibration and multi-processor topology discovery | |
| CN105700986A (en) | Server system for monitoring operational information | |
| CN104484260A (en) | Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip) | |
| US20080062976A1 (en) | System, method and apparatus for remote access to system control management within teamed network communication environments | |
| CN116582471A (en) | PCIE equipment, PCIE data capturing system and server | |
| CN112199312B (en) | Interface conversion device of communication equipment and communication system | |
| CN103376369B (en) | The method of testing of communication load and device | |
| CN102480518A (en) | Multicast download method of mapping file | |
| CN102377504B (en) | Data transmission detection device, data transmission detection method and electronic device thereof | |
| CN104899164B (en) | Address addressing method for integrated circuit bus, integrated circuit bus device and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: HUAWEI DIGITAL TECHNOLOGY (CHENGDU) CO., LTD. Free format text: FORMER NAME: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: 611731 Chengdu high tech Zone, Sichuan, West Park, Qingshui River Patentee after: HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) Co.,Ltd. Address before: 611731 Chengdu high tech Zone, Sichuan, West Park, Qingshui River Patentee before: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES Co.,Ltd. |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20220908 Address after: No. 1899 Xiyuan Avenue, high tech Zone (West District), Chengdu, Sichuan 610041 Patentee after: Chengdu Huawei Technologies Co.,Ltd. Address before: 611731 Qingshui River District, Chengdu hi tech Zone, Sichuan, China Patentee before: HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) Co.,Ltd. |
|
| TR01 | Transfer of patent right |