CN103545257A - Production method of Complementary Metal-Oxide-Semiconductor (CMOS) transistor - Google Patents
Production method of Complementary Metal-Oxide-Semiconductor (CMOS) transistor Download PDFInfo
- Publication number
- CN103545257A CN103545257A CN201210241827.2A CN201210241827A CN103545257A CN 103545257 A CN103545257 A CN 103545257A CN 201210241827 A CN201210241827 A CN 201210241827A CN 103545257 A CN103545257 A CN 103545257A
- Authority
- CN
- China
- Prior art keywords
- grid structure
- cmos
- manufacture method
- tension stress
- transistorized manufacture
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823468—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
Abstract
A production method of a Complementary Metal-Oxide-Semiconductor (CMOS) transistor includes steps of providing a substrate, wherein the substrate comprises a first region corresponding to an N-channel Metal Oxide Semiconductor (NMOS) transistor and a second region corresponding to a P-channel Metal Oxide Semiconductor (PMOS) transistor; forming a first grid structure on the upper surface of the first region and forming a second grid structure on the upper surface of the second region; forming stretching stress layers on the surfaces of the first grid structure, the second grid structure and the substrate; performing ion injection on the stretching stress layer corresponding to the second region; performing annealing; etching the stretching stress layers and leading the etched stretching stress layers to serve as the side wall of the first grid structure and the side wall of the second grid structure. The production method is simple in process and low in cost, and can improve the electronic mobility of the NMOS transistors.
Description
Technical field
The present invention relates to technical field of semiconductors, in particular the transistorized manufacture method of a kind of CMOS.
Background technology
Along with the develop rapidly of semiconductor fabrication, the transistorized grid of complementary metal oxide semiconductors (CMOS) (Complementary Metal Oxide Semiconductor is called for short CMOS) becomes more and more carefully and length becomes than in the past shorter.In order to obtain better electric property, conventionally need to improve performance of semiconductor device by controlling carrier mobility, specifically can adopt strain memory technique (Stress Memorizaiton Technique, be called for short SMT) in transistorized channel region, form stable stress, thus improve the carrier mobility in raceway groove.Described stress is parallel to orientation, can be for extending stress or compression stress.Conventionally tensile stress can be so that the atomic arrangement in channel region be more loose, thereby improves the mobility of electronics, is applicable to nmos pass transistor; And compression stress makes the Atomic Arrangement in channel region tightr, thereby improve the mobility in hole, be applicable to PMOS transistor.
Prior art, when having made CMOS transistor, in order to improve the wherein channel stress of nmos pass transistor, can be taked following steps:
On CMOS transistor, form tension stress layer;
The tension stress layer upper surface corresponding at nmos transistor region forms photoresist layer;
Remove tension stress layer corresponding to PMOS transistor area;
Remove described photoresist layer;
Carry out annealing in process, the effect that makes remaining tension stress layer performance improve electron mobility;
Remove remaining tension stress layer.
But there is following defect in prior art:
1) described tension stress layer is removed again after need to first forming in batches, thereby causes technique more complicated, and production cost is higher;
2) described tension stress layer need to be formed on the transistorized grid structure of CMOS and substrate simultaneously, owing to now having formed side wall, can cause grid structure and the distance between the transistorized grid structure of PMOS of nmos pass transistor very little, thereby make the tension stress layer substrate top surface between overlies gate structure completely, there is cavity or space (Gap-fill), finally affect the electron mobility of nmos pass transistor.
Summary of the invention
The problem that the present invention solves is to provide the transistorized manufacture method of a kind of CMOS, and technique is simple, and cost is low, and can improve the electron mobility of nmos pass transistor.
For addressing the above problem, the invention provides the transistorized manufacture method of a kind of CMOS, comprising:
Substrate is provided, and described substrate comprises the first area corresponding with nmos pass transistor and second area corresponding to PMOS transistor;
At described first area upper surface, form first grid structure, and form second grid structure at described second area upper surface;
In described first grid structure, second grid structure and substrate top surface, form tension stress layer;
In tension stress layer corresponding to second area, carry out Implantation;
Carry out annealing in process;
Tension stress layer described in etching, the tension stress layer after etching is as the side wall of first grid structure and the side wall of second grid structure.
Compared with prior art, technical solution of the present invention has the following advantages: before forming side wall, form tension stress layer, thereby can guarantee that the tension stress layer forming can not produce cavity or void defects; By Implantation, eliminate the tensile stress of the tension stress layer that PMOS transistor is corresponding, and tension stress layer described in etching after annealing in process, make tension stress layer after etching as the side wall of first grid structure and the side wall of second grid structure, thereby realized the combination of strain memory technique and side wall technique, save the step of removing tension stress layer and depositing new spacer material layer, finally when improving nmos pass transistor electron mobility, can save processing step, reduce production costs.
Accompanying drawing explanation
Fig. 1 is the schematic flow sheet of the transistorized manufacture method of CMOS in the embodiment of the present invention;
Fig. 2 to Fig. 5 is the schematic diagram of the transistorized manufacture method of CMOS in the embodiment of the present invention.
Embodiment
For above-mentioned purpose of the present invention, feature and advantage can be become apparent more, below in conjunction with accompanying drawing, the specific embodiment of the present invention is described in detail.
Set forth in the following description a lot of details so that fully understand the present invention, but the present invention can also adopt other to be different from alternate manner described here, implement, so the present invention has not been subject to the restriction of following public specific embodiment.
Just as described in the background section, during the electron mobility of prior art nmos pass transistor in improving CMOS transistor, there is complex process, production cost is high and tension stress layer is filled the problem that has space or cavity.
For above-mentioned defect, the invention provides the transistorized manufacture method of a kind of CMOS, first in first grid structure and second grid structure, form tension stress layer, owing to now not yet forming side wall, therefore the distance between first grid structure and second grid structure is larger, and the tension stress layer of formation can not produce cavity or void defects; Then by Implantation, eliminate the tensile stress of the tension stress layer that PMOS transistor is corresponding, and the effect that makes the tension stress layer performance of nmos pass transistor improve carrier mobility by annealing in process; Then tension stress layer described in etching, make tension stress layer after etching as the side wall of first grid structure and the side wall of second grid structure, thereby pass through in conjunction with side wall technique and strain memory technique, without the step of removing tension stress layer, save again the step that deposits new spacer material layer, finally, when improving nmos pass transistor electron mobility, can save processing step, reduce production costs.
Below in conjunction with accompanying drawing, be elaborated.
Shown in figure 1, the present embodiment provides the transistorized manufacture method of a kind of CMOS, comprising:
Step S1, provides substrate, and described substrate comprises the first area corresponding with nmos pass transistor and second area corresponding to PMOS transistor;
Step S2, forms first grid structure at described first area upper surface, and forms second grid structure at described second area upper surface;
Step S3, forms tension stress layer in described first grid structure, second grid structure and substrate top surface;
Step S4 carries out Implantation in tension stress layer corresponding to second area;
Step S5, carries out annealing in process;
Step S6, tension stress layer described in etching, the tension stress layer after etching is as the side wall of first grid structure and the side wall of second grid structure.
Shown in figure 2, first substrate is provided, described substrate comprises the first area corresponding with nmos pass transistor 100 and the second area 200 corresponding with PMOS transistor, between described first area 100 and second area 200, can be isolated by fleet plough groove isolation structure (STI) 300.
Then, in described first area, 100 upper surfaces form first grid structure, and form second grid structure at described second area 200 upper surfaces.
Described first grid structure can comprise the first grid dielectric layer 110 that is positioned at first area 100 upper surfaces and the first grid electrode 120 that is positioned at first grid dielectric layer 110 upper surfaces.Particularly, the material of described first grid dielectric layer 110 can be silica, and the material of first grid electrode 120 can be polysilicon, and first grid structure is polysilicon gate; Or the material of described first grid dielectric layer 110 is high dielectric constant material, the material of described first grid electrode 120 is metal, and first grid structure is metal gate.
Described second grid structure can comprise the second gate dielectric layer 210 that is positioned at second area 200 upper surfaces and the second gate electrode 220 that is positioned at second gate dielectric layer 210 upper surfaces.Particularly, the material of described second gate dielectric layer 210 can be silica, and the material of second gate electrode 220 can be polysilicon, and second grid structure is polysilicon gate; Or the material of described second gate dielectric layer 210 is high dielectric constant material, the material of described second gate electrode 220 is metal, and second grid structure is metal gate.
In conjunction with reference to shown in figure 2; in order to protect better first grid structure and second grid structure; the present embodiment can also form at the upper surface of first grid electrode 120 the first hard mask layer 130, and forms the second hard mask layer 230 at the upper surface of second gate electrode 220.
Particularly, described the first hard mask layer 130 and the second hard mask layer 230 can be the silicon nitride layer that utilizes chemical vapor deposition method to form.
It should be noted that, the present embodiment can be save the step that forms the first hard mask layer 130 and the second hard mask layer 230, and it does not limit the scope of the invention.
In conjunction with reference to shown in figure 2, the present embodiment can also form in the side of first grid structure and the first hard mask layer 130 the first skew clearance wall (offset spacer) 140, and in the side of second grid structure and the second hard mask layer 230, forms the second skew clearance wall 240.
The material of described the first skew clearance wall 140 or the second skew clearance wall 240 can be a kind of in silica, silicon nitride, silicon oxynitride or they combine arbitrarily, for a person skilled in the art, the formation technique of skew clearance wall is known, therefore do not repeat them here.
It should be noted that, when not forming the first hard mask layer 130 and the second hard mask layer 230, described the first skew clearance wall 140 is only positioned at the side of first grid structure, and the second skew clearance wall 240 is only positioned at the side of second grid structure.
The present embodiment, after forming the first skew clearance wall 140, can carry out light dope Implantation in the substrate of the first skew clearance wall 140 and first grid structure both sides, forms the first light doping section (not shown); And after forming the second skew clearance wall 240, in the substrate of the second skew clearance wall 240 and second grid structure both sides, carry out light dope Implantation, form the second light doping section (not shown).
Described the first light doping section and the second light doping section can suppress respectively nmos pass transistor and the transistorized hot carrier injection effect of PMOS.
It should be noted that, the present embodiment can also omit the step that forms the first skew clearance wall 140, second skew clearance wall 240, the first light doping section and the second light doping section, and it does not limit the scope of the invention.
In order to improve the adhesiveness between interface, in conjunction with reference to shown in figure 3, the present embodiment can first form spacer medium layer 400 at the structure upper surface shown in Fig. 2 (being substrate top surface, the first skew clearance wall 140 upper surfaces, the first hard mask layer 130 upper surfaces, the second skew clearance wall 240 upper surfaces and the second hard mask layer 230 upper surfaces).
The material of described spacer medium layer 400 can comprise: silica.
The thickness range of described spacer medium layer 400 can comprise:
It should be noted that, the present embodiment can also be save the step that forms spacer medium layer 400, and it does not affect protection scope of the present invention.
In conjunction with reference to shown in figure 3, follow the upper surface formation tension stress layer 500 at spacer medium layer 400.
The material of described tension stress layer 500 can comprise: silicon nitride.The thickness range of described tension stress layer 500 can comprise:
Described tension stress layer 500 can adopt chemical vapor deposition (CVD) method to form, and does not repeat them here.
Owing to now also not forming the side wall of first grid structure and second grid structure, therefore, distance between first grid structure and second grid structure is larger, thereby can not produce cavity or void defects when forming spacer medium layer 400 and tension stress layer 500.
Then, at described tension stress layer 500 upper surfaces, form photoresist layer, and remove the photoresist layer corresponding with second area 200 by photoetching process.In conjunction with reference to shown in figure 4, remaining photoresist layer 600 only covers the tension stress layer corresponding with first area 100 500.
Then, carry out Implantation.Because the tension stress layer corresponding with first area 100 500 covered by photoresist layer 600, therefore, be equivalent to only in the tension stress layer 500 of second area 200 correspondences, carry out Implantation.
The ion injecting in the present embodiment can comprise: boron ion, germanium ion or its combination; Ion dose scope can comprise: 1E15/cm
3~ 1E16/cm
3; Ion implantation energy is determined by the thickness of tension stress layer 500.
By injecting the tensile stress that ion can be removed this part tension stress layer 500 in the tension stress layer 500 in second area 200 correspondences.
Then, remove described photoresist layer 600, and carry out annealing in process.
By described annealing in process, the effect that only makes the tension stress layer corresponding with first area 100 500 performances improve carrier mobility, on 500 not impacts of all the other tension stress layer.
Described annealing in process can comprise a kind of or combination in any in thermal annealing, spike annealing and laser annealing.
Particularly, the temperature range of described thermal annealing can comprise: 600 ℃ ~ 800 ℃; The temperature range of described spike annealing can comprise: 800 ℃ ~ 1100 ℃; The temperature range of described laser annealing can comprise: 1000 ℃ ~ 1300 ℃.
In conjunction with reference to shown in figure 5, adopt side wall technique, tension stress layer 500 and spacer medium layer 400 described in etching successively, make tension stress layer 510 and the common side wall as first grid structure of spacer medium layer 410, the tension stress layer 520 after etching and the common side wall as second grid structure of spacer medium layer 420 after etching.
The present embodiment is fully in conjunction with side wall technique and strain memory technique, in the tensile stress of removing the tension stress layer corresponding with second area 200, and after the tensile stress of the tension stress layer that performance is corresponding with first area 100, material layer using tension stress layer now as side wall, thereby both without removing tension stress layer, save again and deposited new spacer material layer, finally, when improving nmos pass transistor electron mobility, realized the object of saving technique, reducing costs.
The present embodiment, after forming described side wall, can also carry out heavy doping ion injection, in the substrate of first grid structure and corresponding side wall both sides, carries out heavy doping ion injection, forms the first source/drain region (not shown); And in the substrate of second grid structure and corresponding side wall both sides, carry out heavy doping ion injection, form the second source/drain region (not shown), it is known for those skilled in the art, does not repeat them here.
Although the present invention discloses as above with preferred embodiment, the present invention is not defined in this.Any those skilled in the art, without departing from the spirit and scope of the present invention, all can make various changes or modifications, so protection scope of the present invention should be as the criterion with claim limited range.
Claims (18)
1. the transistorized manufacture method of CMOS, is characterized in that, comprising:
Substrate is provided, and described substrate comprises the first area corresponding with nmos pass transistor and second area corresponding to PMOS transistor;
At described first area upper surface, form first grid structure, and form second grid structure at described second area upper surface;
In described first grid structure, second grid structure and substrate top surface, form tension stress layer;
In tension stress layer corresponding to second area, carry out Implantation;
Carry out annealing in process;
Tension stress layer described in etching, the tension stress layer after etching is as the side wall of first grid structure and the side wall of second grid structure.
2. the transistorized manufacture method of CMOS as claimed in claim 1, is characterized in that, also comprises: before forming described tension stress layer, in described first grid structure, second grid structure and substrate top surface, form spacer medium layer.
3. the transistorized manufacture method of CMOS as claimed in claim 2, is characterized in that, the material of described spacer medium layer comprises: silica.
4. the transistorized manufacture method of CMOS as claimed in claim 2, is characterized in that, the thickness range of described spacer medium layer comprises:
5. the transistorized manufacture method of CMOS as claimed in claim 1, is characterized in that, the material of described tension stress layer comprises: silicon nitride.
6. the transistorized manufacture method of CMOS as claimed in claim 1, is characterized in that, the thickness range of described tension stress layer comprises:
7. the transistorized manufacture method of CMOS as claimed in claim 1, is characterized in that, described annealing in process comprises a kind of or combination in any in thermal annealing, spike annealing and laser annealing.
8. the transistorized manufacture method of CMOS as claimed in claim 7, is characterized in that, the temperature range of described thermal annealing comprises: 600 ℃ ~ 800 ℃.
9. the transistorized manufacture method of CMOS as claimed in claim 7, is characterized in that, the temperature range of described spike annealing comprises: 800 ℃ ~ 1100 ℃.
10. the transistorized manufacture method of CMOS as claimed in claim 7, is characterized in that, the temperature range of described laser annealing comprises: 1000 ℃ ~ 1300 ℃.
The transistorized manufacture method of 11. CMOS as claimed in claim 1, it is characterized in that, also comprise: before forming described tension stress layer, in the side of described first grid structure, form the first skew clearance wall, and in the side of described second grid structure, form the second skew clearance wall.
The transistorized manufacture method of 12. CMOS as claimed in claim 11, it is characterized in that, also comprise: after forming the first skew clearance wall, in the substrate of the first skew clearance wall and first grid structure both sides, carry out light dope Implantation, form the first light doping section; And after forming the second skew clearance wall, in the substrate of the second skew clearance wall and second grid structure both sides, carry out light dope Implantation, form the second light doping section.
The transistorized manufacture method of 13. CMOS as claimed in claim 1, is characterized in that, also comprises: before forming described tension stress layer, at the upper surface of described first grid structure, form the first hard mask layer; And the upper surface in described second grid structure forms the second hard mask layer.
The transistorized manufacture method of 14. CMOS as claimed in claim 1, is characterized in that, described first grid structure or described second grid structure comprise gate dielectric layer and gate electrode from bottom to up successively.
The transistorized manufacture method of 15. CMOS as claimed in claim 14, is characterized in that, the material of described gate dielectric layer is silica, and the material of described gate electrode is polysilicon; Or the material of described gate dielectric layer is high dielectric constant material, the material of described gate electrode is metal.
The transistorized manufacture method of 16. CMOS as claimed in claim 1, is characterized in that, the ion injecting in tension stress layer corresponding to second area comprises: boron ion or germanium ion.
The transistorized manufacture method of 17. CMOS as claimed in claim 16, is characterized in that, the ion dose scope of injecting in tension stress layer corresponding to second area comprises: 1E15/cm3 ~ 1E16/cm3.
The transistorized manufacture method of 18. CMOS as claimed in claim 1, it is characterized in that, also comprise: after forming described side wall, carry out heavy doping ion injection, in the substrate of first grid structure and corresponding side wall both sides, carry out heavy doping ion injection, form the first source/drain region; And in the substrate of second grid structure and corresponding side wall both sides, carry out heavy doping ion injection, form the second source/drain region.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210241827.2A CN103545257A (en) | 2012-07-12 | 2012-07-12 | Production method of Complementary Metal-Oxide-Semiconductor (CMOS) transistor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210241827.2A CN103545257A (en) | 2012-07-12 | 2012-07-12 | Production method of Complementary Metal-Oxide-Semiconductor (CMOS) transistor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103545257A true CN103545257A (en) | 2014-01-29 |
Family
ID=49968588
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210241827.2A Pending CN103545257A (en) | 2012-07-12 | 2012-07-12 | Production method of Complementary Metal-Oxide-Semiconductor (CMOS) transistor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103545257A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105575902A (en) * | 2014-10-17 | 2016-05-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device, manufacture method thereof and electronic device |
| CN110416161A (en) * | 2018-04-28 | 2019-11-05 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor devices and preparation method thereof |
| CN111370313A (en) * | 2020-04-27 | 2020-07-03 | 上海华力微电子有限公司 | Preparation method of NMOS (N-channel metal oxide semiconductor) device |
| CN114373717A (en) * | 2021-12-10 | 2022-04-19 | 武汉新芯集成电路制造有限公司 | Semiconductor device and method for fabricating the same |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060244074A1 (en) * | 2005-04-29 | 2006-11-02 | Chien-Hao Chen | Hybrid-strained sidewall spacer for CMOS process |
| US20090026559A1 (en) * | 2007-07-23 | 2009-01-29 | Honeywell International Inc. | Boron doped shell for mems device |
| CN101483140A (en) * | 2008-01-07 | 2009-07-15 | 中芯国际集成电路制造(上海)有限公司 | MOS transistor manufacturing method capable of reducing leakage current |
| CN101517731A (en) * | 2006-07-31 | 2009-08-26 | 先进微装置公司 | Method for forming a strained transistor by stress memorization based on a stressed implantation mask |
| US20100164020A1 (en) * | 2008-12-31 | 2010-07-01 | Stephan Kronholz | Transistor with an embedded strain-inducing material having a gradually shaped configuration |
| CN102347351A (en) * | 2010-07-21 | 2012-02-08 | 台湾积体电路制造股份有限公司 | High surface dopant concentration semiconductor device and method of fabricating |
| CN102456739A (en) * | 2010-10-28 | 2012-05-16 | 中国科学院微电子研究所 | Semiconductor structure and forming method thereof |
-
2012
- 2012-07-12 CN CN201210241827.2A patent/CN103545257A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060244074A1 (en) * | 2005-04-29 | 2006-11-02 | Chien-Hao Chen | Hybrid-strained sidewall spacer for CMOS process |
| CN101517731A (en) * | 2006-07-31 | 2009-08-26 | 先进微装置公司 | Method for forming a strained transistor by stress memorization based on a stressed implantation mask |
| US20090026559A1 (en) * | 2007-07-23 | 2009-01-29 | Honeywell International Inc. | Boron doped shell for mems device |
| CN101483140A (en) * | 2008-01-07 | 2009-07-15 | 中芯国际集成电路制造(上海)有限公司 | MOS transistor manufacturing method capable of reducing leakage current |
| US20100164020A1 (en) * | 2008-12-31 | 2010-07-01 | Stephan Kronholz | Transistor with an embedded strain-inducing material having a gradually shaped configuration |
| CN102347351A (en) * | 2010-07-21 | 2012-02-08 | 台湾积体电路制造股份有限公司 | High surface dopant concentration semiconductor device and method of fabricating |
| CN102456739A (en) * | 2010-10-28 | 2012-05-16 | 中国科学院微电子研究所 | Semiconductor structure and forming method thereof |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105575902A (en) * | 2014-10-17 | 2016-05-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device, manufacture method thereof and electronic device |
| CN105575902B (en) * | 2014-10-17 | 2019-01-18 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and its manufacturing method, electronic device |
| CN110416161A (en) * | 2018-04-28 | 2019-11-05 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor devices and preparation method thereof |
| CN111370313A (en) * | 2020-04-27 | 2020-07-03 | 上海华力微电子有限公司 | Preparation method of NMOS (N-channel metal oxide semiconductor) device |
| CN111370313B (en) * | 2020-04-27 | 2023-08-18 | 上海华力微电子有限公司 | NMOS device preparation method |
| CN114373717A (en) * | 2021-12-10 | 2022-04-19 | 武汉新芯集成电路制造有限公司 | Semiconductor device and method for fabricating the same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8691644B2 (en) | Method of forming a CMOS device with a stressed-channel NMOS transistor and a strained-channel PMOS transistor | |
| US10453921B2 (en) | Semiconductor structure and fabrication method thereof | |
| CN102054695B (en) | Method for improving performance of semiconductor components | |
| CN102110710A (en) | Semiconductor structure with channel stress layer and forming method thereof | |
| CN103681502B (en) | The formation method of CMOS transistor | |
| CN103545257A (en) | Production method of Complementary Metal-Oxide-Semiconductor (CMOS) transistor | |
| CN102800595B (en) | NMOS (N-Channel Metal Oxide Semiconductor) transistor forming method and corresponding COMOS structure forming method | |
| US10177246B2 (en) | Semiconductor structure and fabrication method thereof | |
| CN102117773B (en) | Semiconductor device and method for manufacturing same with stress memorization technology process | |
| CN103000501B (en) | NMOS (N-channel metal oxide semiconductor) transistor forming method | |
| CN102237396B (en) | Semiconductor device and manufacturing method thereof | |
| CN103489770A (en) | Grid oxide layer growth method and CMOS tube manufacturing method | |
| CN102280379B (en) | A kind of manufacture method of strained silicon nmos device | |
| CN103531542B (en) | Reduce the cmos device manufacture method of Negative Bias Temperature Instability | |
| CN102915968A (en) | Manufacturing method of CMOS (Complementary Metal oxide Semiconductor) transistor | |
| CN103972173A (en) | CMOS (complementary metal oxide semiconductor) transistor forming method | |
| CN103426766B (en) | Pmos transistor and forming method thereof | |
| CN102290352A (en) | Introducing technology of local stress of MOS (Metal Oxide Semiconductor) transistor | |
| CN102487017B (en) | Manufacturing method of strain CMOS device | |
| CN103426737B (en) | A kind of Damascus metal gates manufacture method | |
| CN102082127A (en) | Method for manufacturing semiconductor device | |
| CN105575902A (en) | Semiconductor device, manufacture method thereof and electronic device | |
| KR100929239B1 (en) | How to form a field effect transistor | |
| CN106783625A (en) | A kind of method for manufacturing fin mos field effect transistor | |
| US20150179740A1 (en) | Transistor device with strained layer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140129 |
|
| RJ01 | Rejection of invention patent application after publication |