CN104092454A - Key dithering removal method based on logic gate circuit - Google Patents

Key dithering removal method based on logic gate circuit Download PDF

Info

Publication number
CN104092454A
CN104092454A CN201410283333.XA CN201410283333A CN104092454A CN 104092454 A CN104092454 A CN 104092454A CN 201410283333 A CN201410283333 A CN 201410283333A CN 104092454 A CN104092454 A CN 104092454A
Authority
CN
China
Prior art keywords
button
counter
signal
debounce
gate circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410283333.XA
Other languages
Chinese (zh)
Inventor
王涛
马雄艳
左伟
胡养军
李鹏超
李贺
胡静
张永梅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Electronic Engineering Research Institute
Original Assignee
Xian Electronic Engineering Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Electronic Engineering Research Institute filed Critical Xian Electronic Engineering Research Institute
Priority to CN201410283333.XA priority Critical patent/CN104092454A/en
Publication of CN104092454A publication Critical patent/CN104092454A/en
Pending legal-status Critical Current

Links

Abstract

The invention relates to a key dithering removal method based on a logic gate circuit. The device in the method is composed of a clock, a conjunction gate and an N counter. Key pulse signal dithering is effectively removed under participation of the clock, participation of a processor is of no need, and the time of the processor is not occupied. Key time determines the number of signal C pulses, and the key dithering removal time is determined by the product of the clock T and N.

Description

A kind of button jitter removing method of logic-based gate circuit
Technical field
The invention belongs to the field such as electronics, electrical equipment, relate to a kind of button jitter removing method of logic-based gate circuit, is a kind of mechanical key signal jitter removing method of non-program scanning keyboard.
Background technology
Mechanical resetting button, can produce key jitter, adopts the mode debounce of time delay inquiry in program scanning keyboard, needs processor to participate in, and takies the processor time.In non-scanning type keyboard, adopt monostable circuit debounce, volume is large, cost is high.
Summary of the invention
The technical problem solving
For fear of the deficiencies in the prior art part, the present invention proposes a kind of button jitter removing method of logic-based gate circuit, the technical problem solving is to overcome the deficiency that above-mentioned button jitter removing method exists, provide a kind of succinct, low cost, the mechanical key pulse signal jitter removing method that does not need processor to participate in.
Technical scheme
A button jitter removing method for logic-based gate circuit, is characterized in that: the reset terminal at counter connects key pulse signal, and input connects clock signal, and AND circuit connects between reset terminal and input, and debounce step is as follows:
Step 1: the reset signal A using key pulse signal that actuation of keys was produced as counter;
Step 2: key pulse signal and clock T are by multiplying each other and obtain the input signal C of counter with door;
Step 3: the carry output of input signal C after by counter obtains the push button signalling B after debounce; The pulse length of described push button signalling B equals button debounce time δ;
Described button debounce time δ=T*N, wherein: the counting number that N is counter.
The described button debounce time is 0.05~1 second.
Beneficial effect
The button jitter removing method of a kind of logic-based gate circuit that the present invention proposes, compared with prior art, has following features:
1, simple in structure, at the bottom of cost, in the circuit that there is no processor, can effectively remove mechanical key shake;
2, do not take the processor time.
Brief description of the drawings
Fig. 1: button debounce theory diagram
Embodiment
Now in conjunction with the embodiments, the invention will be further described for accompanying drawing:
The embodiment of the present invention realizes by following hardware: clock, with door, N counter, theory diagram is as shown in Figure 1.Concrete technical scheme is as follows: key pulse A and clock T are by multiplying each other and obtain signal C with door, and signal C is as the input signal of N counter, and the reset signal of N counter is A, and the carry output of N counter can obtain the push button signalling B after debounce.
The number of the upper pulse of button Time dependent signal C, the button debounce time is determined by the product of clock T and N.
Button debounce time δ is determined by following formula: δ=T*N.
Button debounce time δ equals the length of the push button signalling B after debounce, and the General Requirements button debounce time is 0.05~1 second.By changing N value capable of regulating button debounce time δ.

Claims (2)

1. a button jitter removing method for logic-based gate circuit, is characterized in that: the reset terminal at counter connects key pulse signal, and input connects clock signal, and AND circuit connects between reset terminal and input, and debounce step is as follows:
Step 1: the reset signal A using key pulse signal that actuation of keys was produced as counter;
Step 2: key pulse signal and clock T are by multiplying each other and obtain the input signal C of counter with door;
Step 3: the carry output of input signal C after by counter obtains the push button signalling B after debounce; The pulse length of described push button signalling B equals button debounce time δ;
Described button debounce time δ=T*N, wherein: the counting number that N is counter.
2. the button jitter removing method of logic-based gate circuit according to claim 1, is characterized in that: the described button debounce time is 0.05~1 second.
CN201410283333.XA 2014-06-23 2014-06-23 Key dithering removal method based on logic gate circuit Pending CN104092454A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410283333.XA CN104092454A (en) 2014-06-23 2014-06-23 Key dithering removal method based on logic gate circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410283333.XA CN104092454A (en) 2014-06-23 2014-06-23 Key dithering removal method based on logic gate circuit

Publications (1)

Publication Number Publication Date
CN104092454A true CN104092454A (en) 2014-10-08

Family

ID=51640141

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410283333.XA Pending CN104092454A (en) 2014-06-23 2014-06-23 Key dithering removal method based on logic gate circuit

Country Status (1)

Country Link
CN (1) CN104092454A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105207667A (en) * 2015-10-27 2015-12-30 无锡中感微电子股份有限公司 Low-cost and gate circuit
CN106125945A (en) * 2016-06-20 2016-11-16 贵州航天天马机电科技有限公司 A kind of universal keyboard for vehicle-mounted cabinet

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4939382A (en) * 1989-04-20 1990-07-03 Victor Gruodis Touch responsive power control system
CN1867134A (en) * 2006-03-08 2006-11-22 华为技术有限公司 Method for preventing mobile terminal earphone keystroke mis-operation and mobile terminal
CN202495916U (en) * 2011-10-20 2012-10-17 燕山大学 Digital circuit capable of eliminating key jittering
CN103546165A (en) * 2013-10-15 2014-01-29 深圳市凌启电子有限公司 Key sampling method and system and related equipment
EP2717131A2 (en) * 2012-10-04 2014-04-09 Wacom Co., Ltd. Signal processing circuit, signal processing method, position detecting device, and electronic apparatus

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4939382A (en) * 1989-04-20 1990-07-03 Victor Gruodis Touch responsive power control system
CN1867134A (en) * 2006-03-08 2006-11-22 华为技术有限公司 Method for preventing mobile terminal earphone keystroke mis-operation and mobile terminal
CN202495916U (en) * 2011-10-20 2012-10-17 燕山大学 Digital circuit capable of eliminating key jittering
EP2717131A2 (en) * 2012-10-04 2014-04-09 Wacom Co., Ltd. Signal processing circuit, signal processing method, position detecting device, and electronic apparatus
CN103546165A (en) * 2013-10-15 2014-01-29 深圳市凌启电子有限公司 Key sampling method and system and related equipment

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
中国测控网: "门控时钟", 《HTTP://WWW.CK365.CN/BAIKE/1/2124.HTML》 *
李婷: "基于FPGA的按键弹跳消除电路的研究与应用", 《科技创新导报》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105207667A (en) * 2015-10-27 2015-12-30 无锡中感微电子股份有限公司 Low-cost and gate circuit
CN105207667B (en) * 2015-10-27 2018-02-27 无锡中感微电子股份有限公司 Low cost and gate circuit
CN106125945A (en) * 2016-06-20 2016-11-16 贵州航天天马机电科技有限公司 A kind of universal keyboard for vehicle-mounted cabinet

Similar Documents

Publication Publication Date Title
CN104202040B (en) Bit level detects circuit and method
WO2010022366A8 (en) Low power radio frequency divider
US9195298B2 (en) Sleep mode circuit and a method for placing a circuit into sleep mode
CN102437836A (en) Low-power-consumption short pulse generation circuit and low-power-consumption pulse type D trigger
CN104092454A (en) Key dithering removal method based on logic gate circuit
CN105141286A (en) Digital filter filtering single clock cycle pulses and glitches
CN106026982B (en) A kind of monostable flipflop
CN105425926B (en) The controllable reset circuit of asynchronous reset synchronous release bandwidth
CN209559337U (en) A kind of single photon detection dead time control device
CN103873031B (en) Non-clock-activated register
CN105811971B (en) Variable ratio frequency changer clock source based on counter and FPGA device
CN104836552A (en) High-voltage spike pulse generating circuit
CN102231627B (en) Short pulse signal realization method and device
CN104333373B (en) A kind of T triggers and the frequency divider using the T triggers
CN100495915C (en) CMOS single stabilization circuit
CN104639165B (en) Two step TDC full time-domain error correction circuit
CN205263743U (en) Controllable reset circuit of bandwidth is released in step to asynchronous reseing
CN203276255U (en) Competition risky generator and system
CN103647528B (en) Non-overlapping clock generation circuit
Lu et al. A 1-1 MASH 2-D vernier time-to-digital converter with 2 nd-order noise shaping
CN103580605A (en) Method for generating signal and signal generation circuit
CN204013456U (en) Switching circuit
CN203119852U (en) Pulse-generating circuit
CN205620988U (en) A hardware random number generator
CN102118147A (en) Pulse generating circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20141008