DE3687956T2 - Datensynchronisator zwischen einer sende- und einer empfangsanlage. - Google Patents

Datensynchronisator zwischen einer sende- und einer empfangsanlage.

Info

Publication number
DE3687956T2
DE3687956T2 DE8686115261T DE3687956T DE3687956T2 DE 3687956 T2 DE3687956 T2 DE 3687956T2 DE 8686115261 T DE8686115261 T DE 8686115261T DE 3687956 T DE3687956 T DE 3687956T DE 3687956 T2 DE3687956 T2 DE 3687956T2
Authority
DE
Germany
Prior art keywords
transmitter
receiver
data synchronizer
synchronizer
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686115261T
Other languages
English (en)
Other versions
DE3687956D1 (de
Inventor
Vernon Roberts Norman
Schrum, Jr
Charles Randy Wicker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE3687956D1 publication Critical patent/DE3687956D1/de
Application granted granted Critical
Publication of DE3687956T2 publication Critical patent/DE3687956T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/062Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
DE8686115261T 1985-12-18 1986-11-04 Datensynchronisator zwischen einer sende- und einer empfangsanlage. Expired - Fee Related DE3687956T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/810,139 US4748588A (en) 1985-12-18 1985-12-18 Fast data synchronizer

Publications (2)

Publication Number Publication Date
DE3687956D1 DE3687956D1 (de) 1993-04-15
DE3687956T2 true DE3687956T2 (de) 1993-09-16

Family

ID=25203112

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686115261T Expired - Fee Related DE3687956T2 (de) 1985-12-18 1986-11-04 Datensynchronisator zwischen einer sende- und einer empfangsanlage.

Country Status (4)

Country Link
US (1) US4748588A (de)
EP (1) EP0226017B1 (de)
JP (1) JPH071901B2 (de)
DE (1) DE3687956T2 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4942553A (en) * 1988-05-12 1990-07-17 Zilog, Inc. System for providing notification of impending FIFO overruns and underruns
US5155810A (en) * 1989-01-10 1992-10-13 Bull Hn Information Systems Inc. Dual FIFO peripheral with combinatorial logic circuitry
JP2570847B2 (ja) * 1989-02-08 1997-01-16 日本電気株式会社 データ転送方式
US5003558A (en) * 1989-10-30 1991-03-26 International Business Machines Corporation Data synchronizing buffers for data processing channels
EP0454605A3 (en) * 1990-04-25 1992-04-22 International Business Machines Corporation Bus request device in a direct memory access (dma) system
US5455913A (en) * 1990-05-14 1995-10-03 At&T Global Information Solutions Company System and method for transferring data between independent busses
JP2881980B2 (ja) * 1990-06-29 1999-04-12 ソニー株式会社 ディスク記録装置及びディスク再生装置
US5498990A (en) * 1991-11-05 1996-03-12 Monolithic System Technology, Inc. Reduced CMOS-swing clamping circuit for bus lines
US5831467A (en) * 1991-11-05 1998-11-03 Monolithic System Technology, Inc. Termination circuit with power-down mode for use in circuit module architecture
EP0541288B1 (de) * 1991-11-05 1998-07-08 Fu-Chieh Hsu Redundanzarchitektur für Schaltungsmodul
US5706299A (en) * 1992-05-21 1998-01-06 Alcatel Network Systems, Inc. Sonet tributary ambiguity resolution for elastic store control
WO1994003901A1 (en) 1992-08-10 1994-02-17 Monolithic System Technology, Inc. Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration
US5426756A (en) * 1992-08-11 1995-06-20 S3, Incorporated Memory controller and method determining empty/full status of a FIFO memory using gray code counters
US5519877A (en) * 1993-01-12 1996-05-21 Matsushita Electric Industrial Co., Ltd. Apparatus for synchronizing parallel processing among a plurality of processors
US5657476A (en) * 1993-02-10 1997-08-12 Korg, Inc. Signal processor with delay line management logic
US5400340A (en) * 1993-03-04 1995-03-21 Apple Computer, Inc. End of packet detector and resynchronizer for serial data buses
US5619733A (en) * 1994-11-10 1997-04-08 International Business Machines Corporation Method and apparatus for synchronizing streaming and non-streaming multimedia devices by controlling the play speed of the non-streaming device in response to a synchronization signal
SE515563C2 (sv) * 1995-01-11 2001-08-27 Ericsson Telefon Ab L M Dataöverföringssystem
US5655138A (en) * 1995-04-11 1997-08-05 Elonex I. P. Holdings Apparatus and method for peripheral device control with integrated data compression
US5737531A (en) * 1995-06-27 1998-04-07 International Business Machines Corporation System for synchronizing by transmitting control packet to omit blocks from transmission, and transmitting second control packet when the timing difference exceeds second predetermined threshold
US5850572A (en) * 1996-03-08 1998-12-15 Lsi Logic Corporation Error-tolerant video display subsystem
US5799175A (en) * 1996-07-01 1998-08-25 Sun Microsystems, Inc. Synchronization system and method for plesiochronous signaling
US5805088A (en) * 1996-11-01 1998-09-08 International Business Machines Corporation High speed asynchronous serial to parallel data converter
US5960468A (en) 1997-04-30 1999-09-28 Sony Corporation Asynchronous memory interface for a video processor with a 2N sized buffer and N+1 bit wide gray coded counters
US6434642B1 (en) * 1999-10-07 2002-08-13 Xilinx, Inc. FIFO memory system and method with improved determination of full and empty conditions and amount of data stored
TW445722B (en) * 2000-04-07 2001-07-11 Via Tech Inc Glitch-free phase converting method of timing signal and circuit of the same
US6651122B2 (en) * 2000-12-07 2003-11-18 Micron Technology, Inc. Method of detecting a source strobe event using change detection
US7366935B1 (en) 2003-04-01 2008-04-29 Extreme Networks, Inc. High speed bus with alignment, re-timing and buffer underflow/overflow detection enhancements
US7272672B1 (en) 2003-04-01 2007-09-18 Extreme Networks, Inc. High speed bus with flow control and extended burst enhancements between sender and receiver wherein counter is maintained at sender for free buffer space available
US7673076B2 (en) * 2005-05-13 2010-03-02 Texas Instruments Incorporated Concurrent read response acknowledge enhanced direct memory access unit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3188569A (en) * 1962-12-14 1965-06-08 Bell Telephone Labor Inc Receiver input unit-synchronizing circuit
JPS537336B2 (de) * 1973-12-29 1978-03-16
US4021784A (en) * 1976-03-12 1977-05-03 Sperry Rand Corporation Clock synchronization system
US4054747A (en) * 1976-05-20 1977-10-18 Gte Automatic Electric Laboratories Incorporated Data buffer
US4056851A (en) * 1976-09-20 1977-11-01 Rca Corporation Elastic buffer for serial data
JPS53108207A (en) * 1977-03-02 1978-09-20 Nec Corp Control system for frame synchronous circuit
JPS5816776B2 (ja) * 1977-06-20 1983-04-02 日本電信電話株式会社 位相同期方式
US4258418A (en) * 1978-12-28 1981-03-24 International Business Machines Corporation Variable capacity data buffer system
JPS5775046A (en) * 1980-10-29 1982-05-11 Fujitsu Ltd Phose absorbing circuit

Also Published As

Publication number Publication date
DE3687956D1 (de) 1993-04-15
EP0226017A2 (de) 1987-06-24
US4748588A (en) 1988-05-31
EP0226017B1 (de) 1993-03-10
JPS62146035A (ja) 1987-06-30
JPH071901B2 (ja) 1995-01-11
EP0226017A3 (en) 1987-10-21

Similar Documents

Publication Publication Date Title
DE3687956T2 (de) Datensynchronisator zwischen einer sende- und einer empfangsanlage.
NO864366L (no) Datatransmisjon.
DE3689452D1 (de) Datenübertragungssystem.
DE3687621D1 (de) Zweidrahtuebertragungssystem.
DE3667833D1 (de) Uebertragungssysteme.
DE3689263D1 (de) Telemetrie-endstation.
ES545069A0 (es) Un sistema de transmision de datos
DE3585365D1 (de) Sender-/empfaengerfilter.
DE3675505D1 (de) Gemischtoptischer sendeempfaenger.
AU570104B2 (en) Borehole data transmitting system
DE3687332T2 (de) Ueberwachungssystem in einer uebertragungsanlage.
NO852969L (no) Datatransmisjonsanordning innbefattende en rekonfigurasjon.
ES540358A0 (es) Un sistema de transmision de datos
DE3576776D1 (de) Fsk-datenempfaenger.
FR2564541B1 (fr) Accouplement a friction reglable.
DE3685761T2 (de) Multiplexuebertragungssystem.
DE3687172T2 (de) Multiplexuebertragungssystem.
DE3686963D1 (de) Funkuebertragungssystem.
DE68910180D1 (de) Funksystem zur Datenübertragung mit einer passiven Endstelle.
DE3685890D1 (de) Optisches signaluebertragungssystem mit pulsfrequenzmodulations-modem.
DE3650204T2 (de) Funkdaten-übertragungssystem.
DE3787235T2 (de) Übertragungssysteme mit Paketbildung.
DE3689340T2 (de) Digitales Übertragungssystem.
DE3686326T2 (de) Mikrowellen-sende/empfangsvorrichtung.
DE3670720D1 (de) Kombinierte datenuebertragungsleitung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee