DE602004001869D1 - Fehlererkennung und fehlerbehebung für systematische und zufällige fehler innerhalb einer verarbeitungsstufe einer integrierten schaltung - Google Patents
Fehlererkennung und fehlerbehebung für systematische und zufällige fehler innerhalb einer verarbeitungsstufe einer integrierten schaltungInfo
- Publication number
- DE602004001869D1 DE602004001869D1 DE602004001869T DE602004001869T DE602004001869D1 DE 602004001869 D1 DE602004001869 D1 DE 602004001869D1 DE 602004001869 T DE602004001869 T DE 602004001869T DE 602004001869 T DE602004001869 T DE 602004001869T DE 602004001869 D1 DE602004001869 D1 DE 602004001869D1
- Authority
- DE
- Germany
- Prior art keywords
- troubleshooting
- faults
- systematic
- incident
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000009897 systematic effect Effects 0.000 title 1
- 238000013024 troubleshooting Methods 0.000 title 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1695—Error detection or correction of the data by redundancy in hardware which are operating with time diversity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
- G06F11/167—Error detection by comparing the memory output
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
- G06F11/104—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error using arithmetic codes, i.e. codes which are preserved during operation, e.g. modulo 9 or 11 check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1608—Error detection by comparing the output signals of redundant hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
- G06F11/183—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US779805 | 1985-09-24 | ||
US10/392,382 US7278080B2 (en) | 2003-03-20 | 2003-03-20 | Error detection and recovery within processing stages of an integrated circuit |
US392382 | 2003-03-20 | ||
US10/779,805 US7162661B2 (en) | 2003-03-20 | 2004-02-18 | Systematic and random error detection and recovery within processing stages of an integrated circuit |
PCT/GB2004/001143 WO2004084070A1 (en) | 2003-03-20 | 2004-03-17 | Systematic and random error detection and recovery within processing stages of an integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
DE602004001869D1 true DE602004001869D1 (de) | 2006-09-21 |
DE602004001869T2 DE602004001869T2 (de) | 2007-05-03 |
Family
ID=33032648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE602004001869T Expired - Lifetime DE602004001869T2 (de) | 2003-03-20 | 2004-03-17 | Fehlererkennung und fehlerbehebung für systematische und zufällige fehler innerhalb einer verarbeitungsstufe einer integrierten schaltung |
Country Status (7)
Country | Link |
---|---|
US (2) | US7337356B2 (de) |
EP (1) | EP1604281B1 (de) |
JP (1) | JP4317212B2 (de) |
KR (1) | KR100981999B1 (de) |
DE (1) | DE602004001869T2 (de) |
RU (1) | RU2005129270A (de) |
WO (1) | WO2004084070A1 (de) |
Families Citing this family (83)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8185812B2 (en) * | 2003-03-20 | 2012-05-22 | Arm Limited | Single event upset error detection within an integrated circuit |
US7278080B2 (en) * | 2003-03-20 | 2007-10-02 | Arm Limited | Error detection and recovery within processing stages of an integrated circuit |
US8650470B2 (en) * | 2003-03-20 | 2014-02-11 | Arm Limited | Error recovery within integrated circuit |
DE102004010783A1 (de) * | 2004-03-05 | 2005-09-29 | Infineon Technologies Ag | Verfahren und Schaltungsanordnung zum Testen elektrischer Bausteine |
KR100582391B1 (ko) * | 2004-04-08 | 2006-05-22 | 주식회사 하이닉스반도체 | 반도체 소자에서의 지연 요소의 지연 검출 장치 및 방법 |
FR2869430A1 (fr) * | 2004-04-27 | 2005-10-28 | St Microelectronics Sa | Controle de l'execution d'un algorithme par un circuit integre |
US7701240B2 (en) * | 2005-03-04 | 2010-04-20 | Arm Limited | Integrated circuit with error correction mechanisms to offset narrow tolerancing |
US7958430B1 (en) * | 2005-06-20 | 2011-06-07 | Cypress Semiconductor Corporation | Flash memory device and method |
US8209524B2 (en) | 2005-08-29 | 2012-06-26 | The Invention Science Fund I, Llc | Cross-architecture optimization |
US7627739B2 (en) * | 2005-08-29 | 2009-12-01 | Searete, Llc | Optimization of a hardware resource shared by a multiprocessor |
US7647487B2 (en) * | 2005-08-29 | 2010-01-12 | Searete, Llc | Instruction-associated processor resource optimization |
US7774558B2 (en) | 2005-08-29 | 2010-08-10 | The Invention Science Fund I, Inc | Multiprocessor resource optimization |
US8181004B2 (en) | 2005-08-29 | 2012-05-15 | The Invention Science Fund I, Llc | Selecting a resource management policy for a resource available to a processor |
US7877584B2 (en) * | 2005-08-29 | 2011-01-25 | The Invention Science Fund I, Llc | Predictive processor resource management |
US7725693B2 (en) * | 2005-08-29 | 2010-05-25 | Searete, Llc | Execution optimization using a processor resource management policy saved in an association with an instruction group |
US8214191B2 (en) | 2005-08-29 | 2012-07-03 | The Invention Science Fund I, Llc | Cross-architecture execution optimization |
US7607042B2 (en) * | 2005-08-29 | 2009-10-20 | Searete, Llc | Adjusting a processor operating parameter based on a performance criterion |
US7779213B2 (en) * | 2005-08-29 | 2010-08-17 | The Invention Science Fund I, Inc | Optimization of instruction group execution through hardware resource management policies |
US7739524B2 (en) * | 2005-08-29 | 2010-06-15 | The Invention Science Fund I, Inc | Power consumption management |
US8516300B2 (en) | 2005-08-29 | 2013-08-20 | The Invention Science Fund I, Llc | Multi-votage synchronous systems |
US8255745B2 (en) | 2005-08-29 | 2012-08-28 | The Invention Science Fund I, Llc | Hardware-error tolerant computing |
US7653834B2 (en) * | 2005-08-29 | 2010-01-26 | Searete, Llc | Power sparing synchronous apparatus |
US20070050606A1 (en) * | 2005-08-29 | 2007-03-01 | Searete Llc, A Limited Liability Corporation Of The State Of Delaware | Runtime-based optimization profile |
DE102005049232A1 (de) * | 2005-10-14 | 2007-04-26 | Infineon Technologies Ag | Integrierter Schaltkreis und Verfahren zum Betreiben eines integrierten Schaltkreises |
CN101297255B (zh) * | 2005-10-26 | 2011-11-02 | 英特尔公司 | 可检测变化的集群体系结构 |
US20070150115A1 (en) * | 2005-12-27 | 2007-06-28 | Micron Technology, Inc. | Operation and design of integrated circuits at constrained temperature ranges in accordance with bit error rates |
JP5129450B2 (ja) * | 2006-01-16 | 2013-01-30 | ルネサスエレクトロニクス株式会社 | 情報処理装置 |
JP2007195076A (ja) * | 2006-01-20 | 2007-08-02 | Nec Corp | 無線通信システムとその送信電力制御方法および装置 |
FR2897175A1 (fr) * | 2006-02-09 | 2007-08-10 | Atmel Corp | Appareil et procede pour la detection, et la recuperation depuis, un acces inapproprie au bus dans le domaine technique des circuits microcontroleurs |
US7805642B1 (en) * | 2006-02-17 | 2010-09-28 | Aquantia Corporation | Low power iterative decoder using input data pipelining and voltage scaling |
JP5173216B2 (ja) * | 2006-04-18 | 2013-04-03 | パナソニック株式会社 | 半導体集積回路システム、半導体集積回路、オペレーティングシステム及び半導体集積回路の制御方法 |
US7814339B2 (en) | 2006-06-30 | 2010-10-12 | Intel Corporation | Leakage power estimation |
WO2008015495A1 (en) * | 2006-08-03 | 2008-02-07 | Freescale Semiconductor, Inc. | Device and method for power management |
DE07792273T1 (de) * | 2006-08-24 | 2010-01-07 | Nec Corp. | Ausfallvorhersageschaltung und verfahren und integrierte halbleiterschaltung |
US8020038B2 (en) * | 2006-09-28 | 2011-09-13 | Hewlett-Packard Development Company, L.P. | System and method for adjusting operating points of a processor based on detected processor errors |
GB0619949D0 (en) * | 2006-10-09 | 2006-11-15 | Advanced Risc Mach Ltd | Integrated circuit |
US8412981B2 (en) * | 2006-12-29 | 2013-04-02 | Intel Corporation | Core sparing on multi-core platforms |
US7908516B2 (en) | 2007-03-27 | 2011-03-15 | Microchip Technology Incorporated | Low power mode fault recovery method, system and apparatus |
FR2917202B1 (fr) * | 2007-06-06 | 2009-08-21 | Peugeot Citroen Automobiles Sa | Dispositif de controle de valeurs de parametre(s) par analyse de fiabilite, et calculateur correspondant. |
US7788546B2 (en) * | 2007-09-17 | 2010-08-31 | Advanced Micro Devices, Inc. | Method and system for identifying communication errors resulting from reset skew |
GB2453759B8 (en) * | 2007-10-17 | 2011-12-21 | Advanced Risc Mach Ltd | Integrated circuit using speculative execution |
KR101490249B1 (ko) * | 2007-12-11 | 2015-02-05 | 엘지전자 주식회사 | 연판정을 이용한 통신방법 및 장치 |
KR101531502B1 (ko) * | 2007-12-11 | 2015-06-26 | 엘지전자 주식회사 | 오류제어방법 |
KR101467788B1 (ko) * | 2007-12-11 | 2014-12-03 | 엘지전자 주식회사 | 랜덤 선형 부호화를 이용하는 통신방법 및 장치 |
GB2458260A (en) * | 2008-02-26 | 2009-09-16 | Advanced Risc Mach Ltd | Selectively disabling error repair circuitry in an integrated circuit |
US8171386B2 (en) * | 2008-03-27 | 2012-05-01 | Arm Limited | Single event upset error detection within sequential storage circuitry of an integrated circuit |
US7795920B2 (en) * | 2008-03-31 | 2010-09-14 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit |
US7945811B2 (en) * | 2008-05-12 | 2011-05-17 | Arm Limited | Low power, high reliability specific compound functional units |
US8301970B2 (en) * | 2008-09-26 | 2012-10-30 | Intel Corporation | Sequential circuit with error detection |
US9189014B2 (en) | 2008-09-26 | 2015-11-17 | Intel Corporation | Sequential circuit with error detection |
US8161367B2 (en) * | 2008-10-07 | 2012-04-17 | Arm Limited | Correction of single event upset error within sequential storage circuitry of an integrated circuit |
US7900114B2 (en) | 2009-02-27 | 2011-03-01 | Infineon Technologies Ag | Error detection in an integrated circuit |
US8041992B2 (en) * | 2009-05-11 | 2011-10-18 | Technology Currents Llc | Input compensated and/or overcompensated computing |
US9378077B2 (en) * | 2009-08-07 | 2016-06-28 | Stmicroelectronics S.R.L. | System for detecting operating errors in integrated circuits |
US8914672B2 (en) * | 2009-12-28 | 2014-12-16 | Intel Corporation | General purpose hardware to replace faulty core components that may also provide additional processor functionality |
EP2360553B1 (de) * | 2010-02-12 | 2017-08-23 | Intel Deutschland GmbH | Schaltungssystem und Verfahren zur Verbindung synchroner Taktbereiche des Schaltungssystems |
US20130086444A1 (en) * | 2010-03-05 | 2013-04-04 | Bao Liu | Error detection code enhanced self-timed/asynchronous nanoelectronic circuits |
US7977965B1 (en) * | 2010-03-12 | 2011-07-12 | International Business Machines Corporation | Soft error detection for latches |
US8555124B2 (en) | 2010-06-07 | 2013-10-08 | Arm Limited | Apparatus and method for detecting an approaching error condition |
WO2012007643A1 (en) * | 2010-07-16 | 2012-01-19 | Aalto University Foundation | Sequential circuit with current mode error detection |
US8615687B2 (en) | 2010-07-23 | 2013-12-24 | Arm Limited | Data processing system and method for regulating a voltage supply to functional circuitry of the data processing system |
US8639987B2 (en) | 2011-02-18 | 2014-01-28 | Arm Limited | Data processing apparatus and method using monitoring circuitry to control operating parameters |
US8493120B2 (en) | 2011-03-10 | 2013-07-23 | Arm Limited | Storage circuitry and method with increased resilience to single event upsets |
ITTO20110485A1 (it) * | 2011-06-03 | 2012-12-04 | Torino Politecnico | Method and circuit for solving metastability conditions and recovering signal errors in digitalintegrated circuits |
WO2013100983A1 (en) * | 2011-12-28 | 2013-07-04 | Intel Corporation | Resilient register file circuit for dynamic variation tolerance and method of operating the same |
US9600382B2 (en) * | 2012-09-03 | 2017-03-21 | Southeast University | Error recovery circuit oriented to CPU pipeline |
US9903916B2 (en) * | 2012-09-27 | 2018-02-27 | Nxp Usa, Inc. | Scan test system with a test interface having a clock control unit for stretching a power shift cycle |
US9780787B2 (en) | 2013-03-28 | 2017-10-03 | Korea Advanced Institute Of Science And Technology | Self-reparable digital device for multiple faults based on biological attractor concepts |
US9009545B2 (en) * | 2013-06-14 | 2015-04-14 | International Business Machines Corporation | Pulsed-latch based razor with 1-cycle error recovery scheme |
TWI553484B (zh) | 2014-04-01 | 2016-10-11 | Nat Univ Chung Cheng | 前瞻臆測處理裝置及其處理方法 |
GB2525864B (en) | 2014-05-06 | 2021-04-07 | Advanced Risc Mach Ltd | Clock frequency reduction for an electronic device |
US9672008B2 (en) * | 2014-11-24 | 2017-06-06 | Nvidia Corporation | Pausible bisynchronous FIFO |
US9244123B1 (en) | 2014-11-25 | 2016-01-26 | Freescale Semiconductor, Inc. | Synchronous circuit, method of designing a synchronous circuit, and method of validating a synchronous circuit |
TWI554042B (zh) | 2014-12-08 | 2016-10-11 | 財團法人工業技術研究院 | 訊號比較裝置及其控制方法 |
DE102015122907B4 (de) * | 2015-12-29 | 2019-07-04 | Infineon Technologies Ag | Speichereinrichtung und Verfahren zum Betreiben einer Speichereinrichtung |
US10901836B2 (en) * | 2016-09-16 | 2021-01-26 | University Of Southern California | Systems and methods for mitigating faults in combinatory logic |
KR102030461B1 (ko) * | 2017-11-23 | 2019-10-10 | 현대오트론 주식회사 | 복수의 프로세서 오류 감지 시스템 및 그 방법 |
US10936774B1 (en) * | 2018-02-15 | 2021-03-02 | Real Intent, Inc. | Methods for identifying integrated circuit failures caused by reset-domain interactions |
US11022649B2 (en) * | 2018-11-30 | 2021-06-01 | Arm Limited | Stabilised failure estimate in circuits |
US10747601B2 (en) * | 2018-11-30 | 2020-08-18 | Arm Limited | Failure estimation in circuits |
JP2020145356A (ja) * | 2019-03-07 | 2020-09-10 | 株式会社東芝 | 集積回路装置 |
KR20210058566A (ko) | 2019-11-14 | 2021-05-24 | 삼성전자주식회사 | 전자 시스템, 그것의 결함 검출 방법, 시스템 온 칩 및 버스 시스템 |
US11630730B1 (en) * | 2021-10-29 | 2023-04-18 | Zoox, Inc. | Data processing pipeline error recovery |
Family Cites Families (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3905023A (en) | 1973-08-15 | 1975-09-09 | Burroughs Corp | Large scale multi-level information processing system employing improved failsaft techniques |
US3893070A (en) * | 1974-01-07 | 1975-07-01 | Ibm | Error correction and detection circuit with modular coding unit |
SU809350A1 (ru) | 1979-05-31 | 1981-02-28 | Московский Ордена Трудовогокрасного Знамени Текстильныйинститут | Запоминающее устройство |
US4339657A (en) * | 1980-02-06 | 1982-07-13 | International Business Machines Corporation | Error logging for automatic apparatus |
JPS6020398A (ja) | 1983-07-14 | 1985-02-01 | Nec Corp | メモリ装置 |
FR2571566B1 (fr) * | 1984-10-09 | 1987-01-23 | Labo Electronique Physique | Dispositif de reception de donnees numeriques comportant un dispositif de recuperation adaptative de rythme |
US4633465A (en) | 1985-03-27 | 1986-12-30 | At&T Bell Laboratories | Eye violation detectors |
JPS6224498A (ja) | 1985-07-24 | 1987-02-02 | Nippon Telegr & Teleph Corp <Ntt> | メモリ読出し方式 |
US4756005A (en) * | 1986-05-27 | 1988-07-05 | American Telephone And Telegraph Company At&T Bell Laboratories | Digital signal regenerator arranged for fault location |
US5043990A (en) * | 1987-12-04 | 1991-08-27 | Hitachi, Ltd. | Semiconductor integrated circuit device |
GB2213684A (en) | 1987-12-11 | 1989-08-16 | Philips Electronic Associated | Data demodulator baud clock phase locking |
US4994993A (en) * | 1988-10-26 | 1991-02-19 | Advanced Micro Devices, Inc. | System for detecting and correcting errors generated by arithmetic logic units |
US4975930A (en) | 1988-11-02 | 1990-12-04 | Digital Equipment Corporation | Digital phase locked loop |
US4926374A (en) * | 1988-11-23 | 1990-05-15 | International Business Machines Corporation | Residue checking apparatus for detecting errors in add, subtract, multiply, divide and square root operations |
JPH03142629A (ja) | 1989-10-30 | 1991-06-18 | Toshiba Corp | マイクロコントローラ |
US5291496A (en) * | 1990-10-18 | 1994-03-01 | The United States Of America As Represented By The United States Department Of Energy | Fault-tolerant corrector/detector chip for high-speed data processing |
US5321705A (en) * | 1990-11-21 | 1994-06-14 | Motorola, Inc. | Error detection system |
US5203003A (en) | 1991-03-28 | 1993-04-13 | Echelon Corporation | Computer architecture for conserving power by using shared resources and method for suspending processor execution in pipeline |
US5313625A (en) | 1991-07-30 | 1994-05-17 | Honeywell Inc. | Fault recoverable computer system |
US5276690A (en) * | 1992-01-30 | 1994-01-04 | Intel Corporation | Apparatus utilizing dual compare logic for self checking of functional redundancy check (FRC) logic |
US5402273A (en) | 1992-10-01 | 1995-03-28 | Conner Peripherals, Inc. | Circuit for determining window margin for data transitions in a streaming data device |
US5408200A (en) | 1992-12-18 | 1995-04-18 | Storage Technology Corporation | Intelligent phase detector |
US5376894A (en) | 1992-12-31 | 1994-12-27 | Pacific Communication Sciences, Inc. | Phase estimation and synchronization using a PSK demodulator |
JPH06216655A (ja) * | 1993-01-13 | 1994-08-05 | Nec Corp | 復調回路 |
US5400370A (en) | 1993-02-24 | 1995-03-21 | Advanced Micro Devices Inc. | All digital high speed algorithmic data recovery method and apparatus using locally generated compensated broad band time rulers and data edge position averaging |
EP0648033B1 (de) * | 1993-10-12 | 2002-09-25 | Alcatel | Synchronisierungsschaltung |
EP0653708B1 (de) * | 1993-10-15 | 2000-08-16 | Hitachi, Ltd. | Logischer Schaltkreis mit Fehlernachweisfunktion, Verfahren zum Verwalten von Betriebsmitteln und fehlertolerantes System zu seiner Anwendung |
US5504859A (en) * | 1993-11-09 | 1996-04-02 | International Business Machines Corporation | Data processor with enhanced error recovery |
US5553232A (en) | 1994-06-13 | 1996-09-03 | Bull Hn Informations Systems Inc. | Automated safestore stack generation and move in a fault tolerant central processor |
JPH0863365A (ja) * | 1994-08-23 | 1996-03-08 | Fujitsu Ltd | データ処理装置 |
US5463351A (en) | 1994-09-29 | 1995-10-31 | Motorola, Inc. | Nested digital phase lock loop |
US5734585A (en) | 1994-11-07 | 1998-03-31 | Norand Corporation | Method and apparatus for sequencing power delivery in mixed supply computer systems |
US5615263A (en) | 1995-01-06 | 1997-03-25 | Vlsi Technology, Inc. | Dual purpose security architecture with protected internal operating system |
US5737369A (en) * | 1996-02-28 | 1998-04-07 | Motorola, Inc. | Apparatus and method for recovering data in the presence of error transients |
US5870446A (en) * | 1996-03-11 | 1999-02-09 | Adtran, Inc. | Mechanism for automatically adjusting the phase of a transmission strobe clock signal to correct for misalignment of transmission clock and data signals |
JP3669796B2 (ja) * | 1996-12-03 | 2005-07-13 | 富士通株式会社 | ディジタルpll回路 |
FR2759796B1 (fr) * | 1997-02-19 | 2001-12-07 | Bull Sa | Dispositif et procede de detection d'erreurs sur un circuit integre comportant un port parallele serie |
US6114880A (en) * | 1997-03-14 | 2000-09-05 | Philips Semiconductor Vlsi, Inc. | Dynamic over frequency detection and protection circuitry |
JP3494849B2 (ja) | 1997-05-29 | 2004-02-09 | 富士通株式会社 | 半導体記憶装置のデータ読み出し方法、半導体記憶装置及び半導体記憶装置の制御装置 |
CN1202530C (zh) | 1998-04-01 | 2005-05-18 | 三菱电机株式会社 | 在低电源电压下高速动作的静态型半导体存储装置 |
US6222660B1 (en) * | 1998-06-09 | 2001-04-24 | Tektronix, Inc. | Adaptive power supply for avalanche photodiode |
US6247151B1 (en) | 1998-06-30 | 2001-06-12 | Intel Corporation | Method and apparatus for verifying that data stored in a memory has not been corrupted |
US6167526A (en) | 1998-12-29 | 2000-12-26 | Adaptec, Inc. | Method and apparatus for synchronizing a decoder circuit with a phase-encoded data signal in a data storage device |
US6977910B1 (en) * | 1998-12-31 | 2005-12-20 | Texas Instruments Incorporated | Power control with space time transmit diversity |
JP2000228094A (ja) | 1999-02-04 | 2000-08-15 | Toshiba Corp | 不揮発性半導体記憶装置 |
FR2790887B1 (fr) * | 1999-03-09 | 2003-01-03 | Univ Joseph Fourier | Circuit logique protege contre des perturbations transitoires |
US6523201B1 (en) * | 1999-05-04 | 2003-02-25 | Eliza A. De Michele | Sleep support system |
JP3975245B2 (ja) | 1999-12-16 | 2007-09-12 | 株式会社ルネサステクノロジ | 記録再生装置および半導体メモリ |
US6834367B2 (en) * | 1999-12-22 | 2004-12-21 | International Business Machines Corporation | Built-in self test system and method for high speed clock and data recovery circuit |
WO2001046800A2 (en) | 1999-12-23 | 2001-06-28 | General Instrument Corporation | Dual-mode processor |
JP2001255356A (ja) * | 2000-03-08 | 2001-09-21 | Matsushita Electric Ind Co Ltd | 半導体集積回路のテストパターン生成方法及びテスト方法 |
JP3450814B2 (ja) | 2000-09-26 | 2003-09-29 | 松下電器産業株式会社 | 情報処理装置 |
FR2815197B1 (fr) * | 2000-10-06 | 2003-01-03 | St Microelectronics Sa | Circuit asynchrone pour la detection et la correction de l'erreur induite et procede de mise en oeuvre |
US6958627B2 (en) | 2000-10-23 | 2005-10-25 | Trustees Of Columbia University In The City Of New York | Asynchronous pipeline with latch controllers |
WO2002058318A1 (en) * | 2000-10-27 | 2002-07-25 | Silicon Image | Method and apparatus for recovering n times oversampled data by selection of n phase shifted sampling clocks out of n*x interpolated clocks according to the relative values of the sampled data |
GB0026614D0 (en) * | 2000-10-31 | 2000-12-13 | Lsi Logic Europ Ltd | A method and apparatus for estimation of error in data recovery schemes |
US6772388B2 (en) * | 2000-12-06 | 2004-08-03 | Motorola, Inc | Apparatus and method for providing optimal adaptive forward error correction in data communications |
JP4526194B2 (ja) * | 2001-01-11 | 2010-08-18 | ルネサスエレクトロニクス株式会社 | オーバーサンプリングクロックリカバリ方法及び回路 |
US7116744B2 (en) * | 2001-03-29 | 2006-10-03 | Fujitsu Limited | Clock recovery circuit and receiver circuit for improving the error rate of signal reproduction |
JP4054550B2 (ja) * | 2001-06-29 | 2008-02-27 | 株式会社エヌ・ティ・ティ・ドコモ | 送信電力制御方法及び装置 |
US6952123B2 (en) * | 2002-03-22 | 2005-10-04 | Rambus Inc. | System with dual rail regulated locked loop |
US6741110B2 (en) * | 2002-05-28 | 2004-05-25 | Lsi Logic Corporation | Method and/or circuit for generating precision programmable multiple phase angle clocks |
US7142623B2 (en) * | 2002-05-31 | 2006-11-28 | International Business Machines Corporation | On-chip system and method for measuring jitter tolerance of a clock and data recovery circuit |
US7085993B2 (en) * | 2002-07-29 | 2006-08-01 | International Business Machine Corporation | System and method for correcting timing signals in integrated circuits |
US7121639B2 (en) * | 2002-12-02 | 2006-10-17 | Silverbrook Research Pty Ltd | Data rate equalisation to account for relatively different printhead widths |
US7278080B2 (en) | 2003-03-20 | 2007-10-02 | Arm Limited | Error detection and recovery within processing stages of an integrated circuit |
-
2004
- 2004-03-17 RU RU2005129270/09A patent/RU2005129270A/ru not_active Application Discontinuation
- 2004-03-17 EP EP04721222A patent/EP1604281B1/de not_active Expired - Lifetime
- 2004-03-17 JP JP2006505976A patent/JP4317212B2/ja not_active Expired - Lifetime
- 2004-03-17 WO PCT/GB2004/001143 patent/WO2004084070A1/en active IP Right Grant
- 2004-03-17 KR KR1020057017132A patent/KR100981999B1/ko active IP Right Grant
- 2004-03-17 DE DE602004001869T patent/DE602004001869T2/de not_active Expired - Lifetime
- 2004-07-23 US US10/896,997 patent/US7337356B2/en active Active
-
2005
- 2005-04-21 US US11/110,961 patent/US7320091B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP1604281B1 (de) | 2006-08-09 |
US20050246613A1 (en) | 2005-11-03 |
DE602004001869T2 (de) | 2007-05-03 |
RU2005129270A (ru) | 2006-05-27 |
US7320091B2 (en) | 2008-01-15 |
KR100981999B1 (ko) | 2010-09-13 |
US20050022094A1 (en) | 2005-01-27 |
JP2006520954A (ja) | 2006-09-14 |
KR20050117559A (ko) | 2005-12-14 |
WO2004084070A1 (en) | 2004-09-30 |
US7337356B2 (en) | 2008-02-26 |
EP1604281A1 (de) | 2005-12-14 |
JP4317212B2 (ja) | 2009-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602004001869D1 (de) | Fehlererkennung und fehlerbehebung für systematische und zufällige fehler innerhalb einer verarbeitungsstufe einer integrierten schaltung | |
DE60314915D1 (de) | Kommunikationschnittstelle für diagnoseschaltungen einer integrierten schaltung | |
DE60227624D1 (de) | Testverfahren für Halbleiter-Speicherschaltung | |
DE60303066D1 (de) | Prüfspitze für integrierte Schaltungen | |
WO2005024910A3 (en) | Apparatus and method for integrated circuit power management | |
DE60044028D1 (de) | Sicherungssystem für wafer mit integriertem schaltkreis (ic) | |
DE602006016445D1 (de) | Testsockel für integrierte schaltungen | |
DE60007516D1 (de) | Passive breitbandige testkarte für integrierte schaltungen | |
DE602006012797D1 (de) | Testschaltung und Testverfahren für ein Halbleiterbauelement und Halbleiterchip | |
ITRM20030188A0 (it) | Attrezzatura per il collaudo automatico di dispositivi a semiconduttori. | |
DE602006002886D1 (de) | Betriebs-Resetschaltung für eine digitale Vorrichtung mit Spannungsabwärtswandler auf dem Chip | |
DE602004003744D1 (de) | Verstelleinrichtung für zwei Leitschaufelstufen einer Turbomaschine | |
FR2824640B1 (fr) | Couplage optique destine a tester des circuits integres | |
DE60034345D1 (de) | Abschaltprotokoll für integrierte Schaltungen | |
DE60030479D1 (de) | Lötmittel, lötwiderstand, halbleitergehäuse verstärkt durch lötmittel, halbleiterbauelement und herstellungsverfahren für halbleitergehäuse und halbleiterbauelement | |
DE602005027669D1 (de) | Halbleiterbauelement mit einer Diode für eine Gleichrichterschaltung | |
DE60200725D1 (de) | Prüfkopf mit vertikalen Prüfstiften für integrierte Halbleiterbausteine | |
DE602004009750D1 (de) | Gitterstiftsockel für integrierte Schaltung | |
DE502004009830D1 (de) | Anschlussmodul für leistungsschalter | |
DE60323804D1 (de) | Herstellungsverfahren eines Präzisions-Kondensators für eine integrierte Schaltung | |
DE60127052D1 (de) | Herstellungsverfahren einer integrierten Halbleiterschaltung | |
DE50304589D1 (de) | Testvorrichtung für bauteile integrierter schaltungen | |
DE60336614D1 (de) | Redundanz -Schaltung und -Verfahren für Halbleiterspeicher | |
DE50111323D1 (de) | Schaltungsanordnung zur erkennung eines fehlerzustands | |
DE602005025850D1 (de) | Herstellungsverfahren einer Halbleitervorrichtung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |