DE60210658D1 - Fehlerkorrigierende speicher und verfahren zu seiner nutzung - Google Patents

Fehlerkorrigierende speicher und verfahren zu seiner nutzung

Info

Publication number
DE60210658D1
DE60210658D1 DE60210658T DE60210658T DE60210658D1 DE 60210658 D1 DE60210658 D1 DE 60210658D1 DE 60210658 T DE60210658 T DE 60210658T DE 60210658 T DE60210658 T DE 60210658T DE 60210658 D1 DE60210658 D1 DE 60210658D1
Authority
DE
Germany
Prior art keywords
write
memory
ecc
penalty
post
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60210658T
Other languages
English (en)
Other versions
DE60210658T2 (de
Inventor
Wingyu Leung
Fu-Chieh Hsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peraso Inc
Original Assignee
Monolithic System Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Monolithic System Technology Inc filed Critical Monolithic System Technology Inc
Application granted granted Critical
Publication of DE60210658D1 publication Critical patent/DE60210658D1/de
Publication of DE60210658T2 publication Critical patent/DE60210658T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
DE60210658T 2001-11-14 2002-11-13 Fehlerkorrigierende speicher und verfahren zu seiner nutzung Expired - Lifetime DE60210658T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/003,602 US7051264B2 (en) 2001-11-14 2001-11-14 Error correcting memory and method of operating same
US3602 2001-11-14
PCT/GB2002/005123 WO2003042826A2 (en) 2001-11-14 2002-11-13 Error correcting memory and method of operating same

Publications (2)

Publication Number Publication Date
DE60210658D1 true DE60210658D1 (de) 2006-05-24
DE60210658T2 DE60210658T2 (de) 2007-04-05

Family

ID=21706644

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60210658T Expired - Lifetime DE60210658T2 (de) 2001-11-14 2002-11-13 Fehlerkorrigierende speicher und verfahren zu seiner nutzung

Country Status (5)

Country Link
US (2) US7051264B2 (de)
EP (1) EP1449082B1 (de)
DE (1) DE60210658T2 (de)
TW (1) TW580709B (de)
WO (1) WO2003042826A2 (de)

Families Citing this family (107)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7310757B2 (en) * 2001-10-11 2007-12-18 Altera Corporation Error detection on programmable logic resources
JP4112849B2 (ja) * 2001-11-21 2008-07-02 株式会社東芝 半導体記憶装置
US7027064B2 (en) * 2002-02-28 2006-04-11 Sun Microsystems, Inc. Active block write-back from SRAM cache to DRAM
US6973613B2 (en) * 2002-06-28 2005-12-06 Sun Microsystems, Inc. Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
US6996766B2 (en) * 2002-06-28 2006-02-07 Sun Microsystems, Inc. Error detection/correction code which detects and corrects a first failing component and optionally a second failing component
US6976194B2 (en) * 2002-06-28 2005-12-13 Sun Microsystems, Inc. Memory/Transmission medium failure handling controller and method
KR100481820B1 (ko) * 2002-09-26 2005-04-11 (주)실리콘세븐 패러티로서 비유효한 출력 데이터를 보정하는 에스램 호한메모리와 그 구동방법
JP2004234770A (ja) * 2003-01-31 2004-08-19 Renesas Technology Corp 半導体記憶装置とテスト方法
US7664987B2 (en) * 2003-05-25 2010-02-16 Sandisk Il Ltd. Flash memory device with fast reading rate
US7530008B2 (en) 2003-08-08 2009-05-05 Sun Microsystems, Inc. Scalable-chip-correct ECC scheme
US8176250B2 (en) * 2003-08-29 2012-05-08 Hewlett-Packard Development Company, L.P. System and method for testing a memory
US7346755B2 (en) * 2003-09-16 2008-03-18 Hewlett-Packard Development, L.P. Memory quality assurance
US7188296B1 (en) 2003-10-30 2007-03-06 Sun Microsystems, Inc. ECC for component failures using Galois fields
US7376887B2 (en) * 2003-12-22 2008-05-20 International Business Machines Corporation Method for fast ECC memory testing by software including ECC check byte
US7328377B1 (en) 2004-01-27 2008-02-05 Altera Corporation Error correction for programmable logic integrated circuits
JP4102313B2 (ja) * 2004-02-05 2008-06-18 株式会社東芝 半導体集積回路装置
US7099221B2 (en) 2004-05-06 2006-08-29 Micron Technology, Inc. Memory controller method and system compensating for memory cell data losses
US20060010339A1 (en) * 2004-06-24 2006-01-12 Klein Dean A Memory system and method having selective ECC during low power refresh
US7340668B2 (en) * 2004-06-25 2008-03-04 Micron Technology, Inc. Low power cost-effective ECC memory system and method
US7116602B2 (en) 2004-07-15 2006-10-03 Micron Technology, Inc. Method and system for controlling refresh to avoid memory cell data losses
US6965537B1 (en) * 2004-08-31 2005-11-15 Micron Technology, Inc. Memory system and method using ECC to achieve low power refresh
US7392456B2 (en) 2004-11-23 2008-06-24 Mosys, Inc. Predictive error correction code generation facilitating high-speed byte-write in a semiconductor memory
DE102004058288A1 (de) * 2004-12-02 2006-06-08 Robert Bosch Gmbh Vorrichtung und Verfahren zur Behebung von Fehlern bei einem Prozessor mit zwei Ausführungseinheiten
US20060156177A1 (en) * 2004-12-29 2006-07-13 Sailesh Kottapalli Method and apparatus for recovering from soft errors in register files
US7644341B2 (en) * 2004-12-30 2010-01-05 Taiwan Semiconductor Manufacturing Co., Ltd. Method and system for correcting soft errors in memory circuit
CN100347677C (zh) * 2005-01-10 2007-11-07 中国航天时代电子公司第七七一研究所 空间计算机抗单粒子翻转的存储器纠检错与自动回写方法
US20060195774A1 (en) * 2005-02-17 2006-08-31 Stephen Bowyer Error correction circuit and method
DE102005022107B9 (de) * 2005-05-12 2016-04-07 Infineon Technologies Ag Vorrichtung und Verfahren zum Bestimmen einer Position eines Bitfehlers in einer Bitfolge
US20060265636A1 (en) * 2005-05-19 2006-11-23 Klaus Hummler Optimized testing of on-chip error correction circuit
US7373583B2 (en) * 2005-05-19 2008-05-13 Infineon Technologies North America Corp. ECC flag for testing on-chip error correction circuit
ES2344512T3 (es) * 2005-06-09 2010-08-30 Gambro Lundia Ab Aparato medico y metodo para configurar un aparato medico.
US7447948B2 (en) * 2005-11-21 2008-11-04 Intel Corporation ECC coding for high speed implementation
JP4936746B2 (ja) * 2006-03-08 2012-05-23 ルネサスエレクトロニクス株式会社 半導体装置
JP2007242162A (ja) * 2006-03-09 2007-09-20 Toshiba Corp 半導体記憶装置
US7539923B1 (en) * 2006-08-03 2009-05-26 Xilinx, Inc. Circuit and method of transmitting a block of data
CN100557715C (zh) * 2006-08-11 2009-11-04 福昭科技（深圳）有限公司 利用一组ecc电路并行处理多组数据的方法
US7894289B2 (en) * 2006-10-11 2011-02-22 Micron Technology, Inc. Memory system and method using partial ECC to achieve low power refresh and fast access to data
US7900120B2 (en) 2006-10-18 2011-03-01 Micron Technology, Inc. Memory system and method using ECC with flag bit to identify modified data
US7836380B2 (en) * 2006-10-31 2010-11-16 Intel Corporation Destination indication to aid in posted write buffer loading
US7917828B2 (en) * 2006-12-28 2011-03-29 Intel Corporation Providing error correction coding for probed data
US7840876B2 (en) 2007-02-20 2010-11-23 Qimonda Ag Power savings for memory with error correction mode
US8122323B2 (en) * 2007-03-08 2012-02-21 Intel Corporation Method, apparatus, and system for dynamic ECC code rate adjustment
KR100890546B1 (ko) * 2007-04-30 2009-03-27 슈어소프트테크주식회사 메모리 오류 검출 방법
US7797594B1 (en) * 2007-07-05 2010-09-14 Oracle America, Inc. Built-in self-test of 3-dimensional semiconductor memory arrays
US20090083495A1 (en) * 2007-09-26 2009-03-26 Khellah Muhammad M Memory circuit with ecc based writeback
JP4820795B2 (ja) * 2007-10-04 2011-11-24 パナソニック株式会社 半導体記憶装置
KR101291721B1 (ko) * 2007-12-03 2013-07-31 삼성전자주식회사 저항체를 이용한 비휘발성 메모리 장치, 이를 포함하는메모리 시스템
US8140945B2 (en) * 2008-05-23 2012-03-20 Oracle America, Inc. Hard component failure detection and correction
US8352781B2 (en) * 2008-07-04 2013-01-08 Stmicroelectronics International N.V. System and method for efficient detection and restoration of data storage array defects
TWI382422B (zh) * 2008-07-11 2013-01-11 Genesys Logic Inc 根據錯誤更正碼更新快閃記憶體之資料頁面之儲存裝置與方法
JP2012504820A (ja) * 2008-09-30 2012-02-23 エルエスアイ コーポレーション 性能要因調整に基づくメモリ・デバイスの軟データ生成の方法および装置
TWI401694B (zh) * 2009-01-14 2013-07-11 Nanya Technology Corp 動態隨機存取記憶體行命令位址的控制電路及方法
US8161355B2 (en) * 2009-02-11 2012-04-17 Mosys, Inc. Automatic refresh for improving data retention and endurance characteristics of an embedded non-volatile memory in a standard CMOS logic process
KR101543245B1 (ko) * 2009-03-18 2015-08-11 삼성전자주식회사 에러 교정 장치와 이를 포함하는 메모리 장치와 데이터 처리 시스템
JP2011108306A (ja) * 2009-11-16 2011-06-02 Sony Corp 不揮発性メモリおよびメモリシステム
JP2013033560A (ja) 2009-12-03 2013-02-14 Panasonic Corp 半導体記憶装置
US8438344B2 (en) * 2010-03-12 2013-05-07 Texas Instruments Incorporated Low overhead and timing improved architecture for performing error checking and correction for memories and buses in system-on-chips, and other circuits, systems and processes
US8352839B2 (en) 2010-06-11 2013-01-08 International Business Machines Corporation Encoding data into constrained memory
US20120110244A1 (en) * 2010-11-02 2012-05-03 Micron Technology, Inc. Copyback operations
KR101873526B1 (ko) 2011-06-09 2018-07-02 삼성전자주식회사 에러 정정회로를 구비한 온 칩 데이터 스크러빙 장치 및 방법
WO2013027483A1 (ja) * 2011-08-24 2013-02-28 三菱電機株式会社 誤り訂正復号装置
US9336342B2 (en) * 2011-09-23 2016-05-10 Synopsys, Inc. Memory hard macro partition optimization for testing embedded memories
US9057764B2 (en) * 2011-10-27 2015-06-16 International Business Machines Corporation Detection of unchecked signals in circuit design verification
US8707133B2 (en) 2011-12-05 2014-04-22 Lsi Corporation Method and apparatus to reduce a quantity of error detection/correction bits in memory coupled to a data-protected processor port
JP5867264B2 (ja) * 2012-04-24 2016-02-24 ソニー株式会社 記憶制御装置、メモリシステム、情報処理システム、および、記憶制御方法
KR20130136341A (ko) * 2012-06-04 2013-12-12 에스케이하이닉스 주식회사 반도체 장치 및 그 동작 방법
JP5962258B2 (ja) * 2012-06-29 2016-08-03 富士通株式会社 データ変換方法、データ変換装置およびデータ変換プログラム
US8862953B2 (en) * 2013-01-04 2014-10-14 International Business Machines Corporation Memory testing with selective use of an error correction code decoder
US9690650B2 (en) * 2013-03-11 2017-06-27 Macronix International Co., Ltd. Storage scheme for built-in ECC operations
KR101862379B1 (ko) * 2013-04-19 2018-07-05 삼성전자주식회사 Ｅｃｃ 동작과 리던던시 리페어 동작을 공유하는 메모리 장치
US9348697B2 (en) 2013-09-10 2016-05-24 Kabushiki Kaisha Toshiba Magnetic random access memory
KR102127455B1 (ko) * 2013-12-11 2020-06-26 삼성전자주식회사 반도체 메모리 장치 및 그것의 테스트 방법
CN105023616A (zh) * 2014-04-30 2015-11-04 深圳市中兴微电子技术有限公司 一种基于汉明码存取数据的方法及集成随机存取存储器
US9495242B2 (en) * 2014-07-30 2016-11-15 International Business Machines Corporation Adaptive error correction in a memory system
US9704563B2 (en) * 2014-12-08 2017-07-11 Intel Corporation Apparatus, method and system for performing successive writes to a bank of a dynamic random access memory
CN106201431B (zh) 2015-05-28 2020-03-24 东芝存储器株式会社 半导体装置
US9778983B2 (en) 2015-08-06 2017-10-03 Nxp B.V. Integrated circuit device and method for reducing SRAM leakage
US10437666B2 (en) 2015-08-06 2019-10-08 Nxp B.V. Integrated circuit device and method for reading data from an SRAM memory
US10223197B2 (en) 2015-08-06 2019-03-05 Nxp B.V. Integrated circuit device and method for applying error correction to SRAM memory
US9639418B2 (en) * 2015-09-01 2017-05-02 International Business Machines Corporation Parity protection of a register
US9800271B2 (en) * 2015-09-14 2017-10-24 Qualcomm Incorporated Error correction and decoding
KR20170045806A (ko) 2015-10-20 2017-04-28 삼성전자주식회사 반도체 메모리 장치 및 이의 동작 방법
US10210041B2 (en) * 2015-11-05 2019-02-19 SK Hynix Inc. Systems and methods for low latency copy operations in non-volatile memory
US9904595B1 (en) * 2016-08-23 2018-02-27 Texas Instruments Incorporated Error correction hardware with fault detection
US10372531B2 (en) * 2017-01-05 2019-08-06 Texas Instruments Incorporated Error-correcting code memory
JP6880795B2 (ja) * 2017-02-08 2021-06-02 オムロン株式会社 制御装置およびその制御方法
CN107195329B (zh) * 2017-05-17 2024-04-02 西安紫光国芯半导体有限公司 在读操作时纠正dram中存储阵列的错误的方法以及dram
DE102017212181A1 (de) * 2017-07-17 2019-01-17 Robert Bosch Gmbh Verfahren und Vorrichtung zum Bestimmen von Prüfsummen, Pufferspeicher und Prozessor
US10460822B2 (en) * 2017-08-23 2019-10-29 Arm Limited Memory with a controllable I/O functional unit
US10908995B2 (en) 2017-09-29 2021-02-02 Nvidia Corporation Securing against errors in an error correcting code (ECC) implemented in an automotive system
JP2019079377A (ja) * 2017-10-26 2019-05-23 東芝メモリ株式会社 半導体記憶装置
US10725862B2 (en) * 2018-07-06 2020-07-28 Macronix International Co., Ltd. Data recovery method to error correction code in memory
US11422938B2 (en) * 2018-10-15 2022-08-23 Texas Instruments Incorporated Multicore, multibank, fully concurrent coherence controller
US11048649B2 (en) 2018-10-17 2021-06-29 Macronix International Co., Ltd. Non-sequential page continuous read
US10977121B2 (en) 2018-10-17 2021-04-13 Macronix International Co., Ltd. Fast page continuous read
JP7016332B2 (ja) 2019-07-05 2022-02-04 華邦電子股▲ふん▼有限公司 半導体メモリ装置
US11557365B2 (en) * 2019-08-16 2023-01-17 Nxp B.V. Combined ECC and transparent memory test for memory fault detection
JP2021047690A (ja) * 2019-09-19 2021-03-25 キオクシア株式会社 メモリシステム
US10957384B1 (en) 2019-09-24 2021-03-23 Macronix International Co., Ltd. Page buffer structure and fast continuous read
US11056160B2 (en) 2019-10-22 2021-07-06 Nxp Usa, Inc. Non-volatile memory with selectable hard write
US11249913B2 (en) 2020-03-06 2022-02-15 Macronix International Co., Ltd. Continuous read with multiple read commands
US11302366B2 (en) 2020-03-06 2022-04-12 Macronix International Co., Ltd. Method and system for enhanced read performance in low pin count interface
KR20210122455A (ko) * 2020-04-01 2021-10-12 삼성전자주식회사 반도체 메모리 장치
US11366715B2 (en) * 2020-09-22 2022-06-21 Texas Instruments Incorporated Infrastructure integrity checking
US11429481B1 (en) * 2021-02-17 2022-08-30 Xilinx, Inc. Restoring memory data integrity
DE102021205172A1 (de) 2021-05-20 2022-11-24 Robert Bosch Gesellschaft mit beschränkter Haftung Speichervorrichtung und Verfahren zur Überprüfung von Speicherinhalten
US11379306B1 (en) * 2021-07-29 2022-07-05 Bae Systems Information And Electronic System Integration Inc. Method for radiation hardening synchronous DRAM

Family Cites Families (87)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3576982A (en) * 1968-12-16 1971-05-04 Ibm Error tolerant read-only storage system
US3814921A (en) 1972-11-15 1974-06-04 Honeywell Inf Systems Apparatus and method for a memory partial-write of error correcting encoded data
US3969706A (en) 1974-10-08 1976-07-13 Mostek Corporation Dynamic random access memory misfet integrated circuit
SE387764B (sv) * 1975-09-16 1976-09-13 Ericsson Telefon Ab L M Sett att upptecka fel i en minnesanordning och kategoritillempningslogik for utforande av settet
US4037091A (en) * 1976-04-05 1977-07-19 Bell Telephone Laboratories, Incorporated Error correction circuit utilizing multiple parity bits
US4045783A (en) 1976-04-12 1977-08-30 Standard Microsystems Corporation Mos one transistor cell ram having divided and balanced bit lines, coupled by regenerative flip-flop sense amplifiers, and balanced access circuitry
JPS5555499A (en) 1978-10-16 1980-04-23 Nec Corp Memory control unit
JPS5647988A (en) 1979-09-20 1981-04-30 Nec Corp Semiconductor memory device
US4317201A (en) * 1980-04-01 1982-02-23 Honeywell, Inc. Error detecting and correcting RAM assembly
US4380812A (en) * 1980-04-25 1983-04-19 Data General Corporation Refresh and error detection and correction technique for a data processing system
US4345328A (en) * 1980-06-30 1982-08-17 Sperry Corporation ECC Check bit generation using through checking parity bits
US5177743A (en) * 1982-02-15 1993-01-05 Hitachi, Ltd. Semiconductor memory
US4479214A (en) * 1982-06-16 1984-10-23 International Business Machines Corporation System for updating error map of fault tolerant memory
US4561095A (en) * 1982-07-19 1985-12-24 Fairchild Camera & Instrument Corporation High-speed error correcting random access memory system
JPS60219700A (ja) * 1984-04-13 1985-11-02 Sharp Corp 誤り訂正機能内蔵半導体集積回路
US4604751A (en) * 1984-06-29 1986-08-05 International Business Machines Corporation Error logging memory system for avoiding miscorrection of triple errors
JPS6134793A (ja) * 1984-07-27 1986-02-19 Hitachi Ltd ダイナミツクメモリ装置における診断及びエラ−訂正装置
US4726021A (en) * 1985-04-17 1988-02-16 Hitachi, Ltd. Semiconductor memory having error correcting means
US4933904A (en) 1985-11-29 1990-06-12 General Electric Company Dense EPROM having serially coupled floating gate transistors
US4794597A (en) * 1986-03-28 1988-12-27 Mitsubishi Denki Kabushiki Kaisha Memory device equipped with a RAS circuit
US4768197A (en) 1986-09-15 1988-08-30 Amdahl Corporation Cache error code update
JPH07118193B2 (ja) 1986-09-18 1995-12-18 富士通株式会社 半導体記憶装置
US4740968A (en) * 1986-10-27 1988-04-26 International Business Machines Corporation ECC circuit failure detector/quick word verifier
US4939694A (en) * 1986-11-03 1990-07-03 Hewlett-Packard Company Defect tolerant self-testing self-repairing memory system
US4782487A (en) * 1987-05-15 1988-11-01 Digital Equipment Corporation Memory test method and apparatus
US4884271A (en) 1987-12-28 1989-11-28 International Business Machines Corporation Error checking and correcting for read-modified-write operations
JPH01183000A (ja) * 1988-01-14 1989-07-20 Mitsubishi Electric Corp 誤り訂正回路を有する半導体メモリ装置
US5008886A (en) 1989-01-27 1991-04-16 Digital Equipment Corporation Read-modify-write operation
US5235693A (en) 1989-01-27 1993-08-10 Digital Equipment Corporation Method and apparatus for reducing buffer storage in a read-modify-write operation
JPH0664918B2 (ja) * 1989-05-25 1994-08-22 ローム株式会社 自己訂正機能を有する半導体記憶装置
JP2617026B2 (ja) * 1989-12-22 1997-06-04 インターナショナル・ビジネス・マシーンズ・コーポレーション 障害余裕性メモリ・システム
US5307356A (en) * 1990-04-16 1994-04-26 International Business Machines Corporation Interlocked on-chip ECC system
JP3215105B2 (ja) 1990-08-24 2001-10-02 富士通株式会社 メモリアクセス装置
US5233616A (en) * 1990-10-01 1993-08-03 Digital Equipment Corporation Write-back cache with ECC protection
US5241503A (en) 1991-02-25 1993-08-31 Motorola, Inc. Dynamic random access memory with improved page-mode performance and method therefor having isolator between memory cells and sense amplifiers
US5274646A (en) * 1991-04-17 1993-12-28 International Business Machines Corporation Excessive error correction control
US5289584A (en) 1991-06-21 1994-02-22 Compaq Computer Corp. Memory system with FIFO data input
WO1993004432A2 (en) 1991-08-16 1993-03-04 Multichip Technology High-performance dynamic memory system
US5369651A (en) 1992-06-30 1994-11-29 Intel Corporation Multiplexed byte enable bus for partial word writes to ECC protected memory
US5519839A (en) 1992-10-02 1996-05-21 Compaq Computer Corp. Double buffering operations between the memory bus and the expansion bus of a computer system
US5430742A (en) 1992-10-14 1995-07-04 Ast Research, Inc. Memory controller with ECC and data streaming control
US5519847A (en) 1993-06-30 1996-05-21 Intel Corporation Method of pipelining sequential writes in a flash memory
US5402389A (en) 1994-03-08 1995-03-28 Motorola, Inc. Synchronous memory having parallel output data paths
GB2289779B (en) * 1994-05-24 1999-04-28 Intel Corp Method and apparatus for automatically scrubbing ECC errors in memory via hardware
US5535226A (en) * 1994-05-31 1996-07-09 International Business Machines Corporation On-chip ECC status
US5592435A (en) 1994-06-03 1997-01-07 Intel Corporation Pipelined read architecture for memory
US5502835A (en) 1994-08-31 1996-03-26 Motorola, Inc. Method for synchronously accessing memory
US5524220A (en) * 1994-08-31 1996-06-04 Vlsi Technology, Inc. Memory subsystems having look-ahead instruction prefetch buffers and intelligent posted write buffers for increasing the throughput of digital computer systems
JP3013714B2 (ja) 1994-09-28 2000-02-28 日本電気株式会社 半導体記憶装置
TW358907B (en) 1994-11-22 1999-05-21 Monolithic System Tech Inc A computer system and a method of using a DRAM array as a next level cache memory
US5513148A (en) 1994-12-01 1996-04-30 Micron Technology Inc. Synchronous NAND DRAM architecture
US5533194A (en) * 1994-12-28 1996-07-02 International Business Machines Corporation Hardware-assisted high speed memory test apparatus and method
US5778237A (en) 1995-01-10 1998-07-07 Hitachi, Ltd. Data processor and single-chip microcomputer with changing clock frequency and operating voltage
US5687353A (en) 1995-03-03 1997-11-11 Hal Computer Systems, Inc. Merging data using a merge code from a look-up table and performing ECC generation on the merged data
JP3272903B2 (ja) * 1995-03-16 2002-04-08 株式会社東芝 誤り訂正検出回路と半導体記憶装置
US5671187A (en) 1995-06-07 1997-09-23 Texas Instruments Incorporated Storage circuit
US5615169A (en) 1995-08-31 1997-03-25 Monolithic System Technology, Inc. Method and structure for controlling internal operations of a DRAM array
JP3106947B2 (ja) * 1996-02-28 2000-11-06 日本電気株式会社 不揮発性半導体記憶装置
US6065146A (en) * 1996-10-21 2000-05-16 Texas Instruments Incorporated Error correcting memory
US5708624A (en) 1996-11-27 1998-01-13 Monolithic System Technology, Inc. Method and structure for controlling internal operations of a DRAM array
US5961655A (en) * 1996-12-05 1999-10-05 Hewlett-Packard Company Opportunistic use of pre-corrected data to improve processor performance
US6052011A (en) 1997-11-10 2000-04-18 Tritech Microelectronics, Ltd. Fractional period delay circuit
JP3566051B2 (ja) 1997-11-14 2004-09-15 株式会社ルネサステクノロジ 位相の異なる複数のクロック信号を出力するクロック信号発生回路およびそれを用いたクロック位相制御回路
JP3199021B2 (ja) * 1998-03-19 2001-08-13 日本電気株式会社 半導体メモリ装置、該半導体メモリ装置の検査方法及び使用方法
US6078547A (en) * 1998-05-12 2000-06-20 Mosys, Inc. Method and structure for controlling operation of a DRAM array
US20020029365A1 (en) 1998-12-17 2002-03-07 Yoshimichi Sato Information processing apparatus
JP4105819B2 (ja) * 1999-04-26 2008-06-25 株式会社ルネサステクノロジ 記憶装置およびメモリカード
US6701480B1 (en) 2000-03-08 2004-03-02 Rockwell Automation Technologies, Inc. System and method for providing error check and correction in memory systems
US6799287B1 (en) * 2000-05-01 2004-09-28 Hewlett-Packard Development Company, L.P. Method and apparatus for verifying error correcting codes
EP1316170A2 (de) 2000-06-07 2003-06-04 Conexant Systems, Inc. Verfahren und vorrichtung zur mediumzugriffssteuerung in einem kommunikationssystem über stromversorgungsleitungen
JP2002056671A (ja) * 2000-08-14 2002-02-22 Hitachi Ltd ダイナミック型ｒａｍのデータ保持方法と半導体集積回路装置
US20030120858A1 (en) 2000-09-15 2003-06-26 Matrix Semiconductor, Inc. Memory devices and methods for use therewith
US6563745B1 (en) * 2001-12-14 2003-05-13 Matrix Semiconductor, Inc. Memory device and method for dynamic bit inversion
FR2840445B1 (fr) 2002-06-03 2004-09-10 St Microelectronics Sa Circuit memoire comportant un code correcteur d'erreur
US7124260B2 (en) 2002-08-26 2006-10-17 Micron Technology, Inc. Modified persistent auto precharge command protocol system and method for memory devices
US7206891B2 (en) 2002-09-26 2007-04-17 Lsi Logic Corporation Multi-port memory controller having independent ECC encoders
US6781898B2 (en) * 2002-10-30 2004-08-24 Broadcom Corporation Self-repairing built-in self test for linked list memories
US7099997B2 (en) 2003-02-27 2006-08-29 International Business Machines Corporation Read-modify-write avoidance using a boundary word storage mechanism
JP4278414B2 (ja) 2003-03-18 2009-06-17 株式会社ルネサステクノロジ 半導体記憶装置
US7099216B2 (en) 2003-09-05 2006-08-29 International Business Machines Corporation Single cycle read/write/writeback pipeline, full-wordline I/O DRAM architecture with enhanced write and single ended sensing
FR2864321B1 (fr) 2003-12-23 2007-01-19 St Microelectronics Sa Memoire dynamique a acces aleatoire ou dram comportant au moins deux registres tampons et procede de commande d'une telle memoire
US7116602B2 (en) 2004-07-15 2006-10-03 Micron Technology, Inc. Method and system for controlling refresh to avoid memory cell data losses
US7483289B2 (en) 2004-08-02 2009-01-27 Stmicroelectronics Pvt. Ltd. Synchronous SRAM capable of faster read-modify-write operation
US7257762B2 (en) 2004-10-07 2007-08-14 Lsi Corporation Memory interface with write buffer and encoder
JP2006190425A (ja) 2005-01-07 2006-07-20 Nec Electronics Corp 半導体記憶装置
US7451380B2 (en) 2005-03-03 2008-11-11 International Business Machines Corporation Method for implementing enhanced vertical ECC storage in a dynamic random access memory
JP4703220B2 (ja) 2005-03-04 2011-06-15 株式会社東芝 半導体記憶装置

Also Published As

Publication number Publication date
DE60210658T2 (de) 2007-04-05
TW200300258A (en) 2003-05-16
US20030093744A1 (en) 2003-05-15
US7051264B2 (en) 2006-05-23
WO2003042826A3 (en) 2004-04-22
WO2003042826A2 (en) 2003-05-22
EP1449082A2 (de) 2004-08-25
US7353438B2 (en) 2008-04-01
TW580709B (en) 2004-03-21
US20050044467A1 (en) 2005-02-24
EP1449082B1 (de) 2006-04-12

Similar Documents

Publication Publication Date Title
DE60210658D1 (de) Fehlerkorrigierende speicher und verfahren zu seiner nutzung
Udipi et al. LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems
Nair et al. XED: Exposing on-die error detection information for strong memory reliability
US5912906A (en) Method and apparatus for recovering from correctable ECC errors
US7149945B2 (en) Systems and methods for providing error correction code testing functionality
Cha et al. Defect analysis and cost-effective resilience architecture for future DRAM devices
US10901839B2 (en) Common high and low random bit error correction logic
KR101684045B1 (ko) 로컬 에러 검출 및 글로벌 에러 정정
TW201435893A (zh) 用於內建錯誤更正的儲存架構
US7257762B2 (en) Memory interface with write buffer and encoder
WO2006057793A3 (en) Predictive error correction code generation facilitating high-speed byte-write in a semiconductor memory
US20080082893A1 (en) Error-tolerant multi-threaded memory systems with reduced error accumulation
Gong et al. Duo: Exposing on-chip redundancy to rank-level ecc for high reliability
JP5134569B2 (ja) メモリ装置
CN102436407A (zh) 模拟错误产生设备
Chen et al. RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory
TW201237622A (en) Semiconductor storage device and method of controlling the same
Memik et al. Engineering over-clocking: Reliability-performance trade-offs for high-performance register files
US7689895B2 (en) On-the fly error checking and correction CODEC system and method for supporting non-volatile memory
Zhang et al. Exploring and optimizing chipkill-correct for persistent memory based on high-density nvrams
DE602007006639D1 (de) Elektronische schaltung mit einer speichermatrix zcher daten
CN101634938A (zh) 固态硬盘的数据迁移方法、数据迁移装置及固态硬盘
Chen et al. E-ecc: Low power erasure and error correction schemes for increasing reliability of commodity dram systems
JP2003059290A5 (de)
Gupta et al. Reliability and performance trade-off study of heterogeneous memories

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
R082 Change of representative

Ref document number: 1449082

Country of ref document: EP

Representative=s name: WILHELMS, KILIAN & PARTNER, 81541 MUENCHEN, DE