DE60219047D1 - Eine allgemeine eingabe-/ausgabearchitektur und entsprechende verfahren zur aufbau virtueller kanäle darin - Google Patents

Eine allgemeine eingabe-/ausgabearchitektur und entsprechende verfahren zur aufbau virtueller kanäle darin

Info

Publication number
DE60219047D1
DE60219047D1 DE60219047T DE60219047T DE60219047D1 DE 60219047 D1 DE60219047 D1 DE 60219047D1 DE 60219047 T DE60219047 T DE 60219047T DE 60219047 T DE60219047 T DE 60219047T DE 60219047 D1 DE60219047 D1 DE 60219047D1
Authority
DE
Germany
Prior art keywords
virtual channels
general input
corresponding methods
output architecture
building virtual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60219047T
Other languages
English (en)
Other versions
DE60219047T2 (de
Inventor
Jasmin Ajanovic
David Harriman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE60219047D1 publication Critical patent/DE60219047D1/de
Publication of DE60219047T2 publication Critical patent/DE60219047T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
DE60219047T 2001-09-30 2002-09-27 Eine allgemeine eingabe-/ausgabearchitektur und entsprechende verfahren zum aufbau virtueller kanäle darin Expired - Lifetime DE60219047T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US968620 2001-09-30
US09/968,620 US6691192B2 (en) 2001-08-24 2001-09-30 Enhanced general input/output architecture and related methods for establishing virtual channels therein
PCT/US2002/031003 WO2003029995A1 (en) 2001-09-30 2002-09-27 An enhanced general input/output architecture and related methods for establishing virtual channels therein

Publications (2)

Publication Number Publication Date
DE60219047D1 true DE60219047D1 (de) 2007-05-03
DE60219047T2 DE60219047T2 (de) 2007-12-13

Family

ID=25514509

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60219047T Expired - Lifetime DE60219047T2 (de) 2001-09-30 2002-09-27 Eine allgemeine eingabe-/ausgabearchitektur und entsprechende verfahren zum aufbau virtueller kanäle darin

Country Status (8)

Country Link
US (2) US6691192B2 (de)
EP (1) EP1433067B1 (de)
KR (1) KR100611268B1 (de)
CN (1) CN100416528C (de)
AT (1) ATE357696T1 (de)
DE (1) DE60219047T2 (de)
HK (1) HK1063091A1 (de)
WO (1) WO2003029995A1 (de)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2255770T3 (es) * 1999-12-30 2006-07-01 Nokia Corporation Gestion eficaz de un flujo multienlace.
US9836424B2 (en) * 2001-08-24 2017-12-05 Intel Corporation General input/output architecture, protocol and related methods to implement flow control
DE60226627D1 (de) * 2001-08-24 2008-06-26 Intel Corp Ehörige verfahren um datenintegrität zu verwalten
US20030056003A1 (en) * 2001-09-18 2003-03-20 Bryce Nakatani Internet broadcast and location tracking method and apparatus
US7028132B2 (en) * 2001-09-29 2006-04-11 Hewlett-Packard Development Company, L.P. Distributed peer-to-peer communication for interconnect busses of a computer system
US7184399B2 (en) * 2001-12-28 2007-02-27 Intel Corporation Method for handling completion packets with a non-successful completion status
US7581026B2 (en) * 2001-12-28 2009-08-25 Intel Corporation Communicating transaction types between agents in a computer system using packet headers including format and type fields
US6944617B2 (en) * 2001-12-28 2005-09-13 Intel Corporation Communicating transaction types between agents in a computer system using packet headers including an extended type/extended length field
US7099318B2 (en) * 2001-12-28 2006-08-29 Intel Corporation Communicating message request transaction types between agents in a computer system using multiple message groups
US7191375B2 (en) * 2001-12-28 2007-03-13 Intel Corporation Method and apparatus for signaling an error condition to an agent not expecting a completion
US7110413B2 (en) * 2001-12-31 2006-09-19 Hewlett-Packard Development Company Downstream broadcast PCI switch
US7099814B2 (en) * 2002-03-29 2006-08-29 International Business Machines Corportion I/O velocity projection for bridge attached channel
US8045548B1 (en) * 2002-03-29 2011-10-25 Advanced Micro Devices, Inc. Data stream labeling and processing
US7243154B2 (en) * 2002-06-27 2007-07-10 Intel Corporation Dynamically adaptable communications processor architecture and associated methods
US7065597B2 (en) * 2002-06-28 2006-06-20 Intel Corporation Method and apparatus for in-band signaling of runtime general purpose events
US20040131072A1 (en) 2002-08-13 2004-07-08 Starent Networks Corporation Communicating in voice and data communications systems
US7219176B2 (en) * 2002-09-30 2007-05-15 Marvell International Ltd. System and apparatus for early fixed latency subtractive decoding
US7917646B2 (en) * 2002-12-19 2011-03-29 Intel Corporation Speculative distributed conflict resolution for a cache coherency protocol
KR101042080B1 (ko) * 2003-06-30 2011-06-16 톰슨 라이센싱 파라미터화된 ｑｏｓ 채널로, 및 파라미터화된 ｑｏｓ채널로부터 우선순위화된 ｑｏｓ 패킷을 매핑하기 위한방법 및 장치
US8098669B2 (en) 2003-08-04 2012-01-17 Intel Corporation Method and apparatus for signaling virtual channel support in communication networks
US20050058130A1 (en) * 2003-08-04 2005-03-17 Christ Chris B. Method and apparatus for assigning data traffic classes to virtual channels in communications networks
US7101742B2 (en) 2003-08-12 2006-09-05 Taiwan Semiconductor Manufacturing Company, Ltd. Strained channel complementary field-effect transistors and methods of manufacture
US7609636B1 (en) * 2004-03-29 2009-10-27 Sun Microsystems, Inc. System and method for infiniband receive flow control with combined buffering of virtual lanes and queue pairs
US20050240734A1 (en) * 2004-04-27 2005-10-27 Batson Brannon J Cache coherence protocol
US7822929B2 (en) * 2004-04-27 2010-10-26 Intel Corporation Two-hop cache coherency protocol
US20050262250A1 (en) * 2004-04-27 2005-11-24 Batson Brannon J Messaging protocol
US20060010276A1 (en) * 2004-07-08 2006-01-12 International Business Machines Corporation Isolation of input/output adapter direct memory access addressing domains
US20060010277A1 (en) * 2004-07-08 2006-01-12 International Business Machines Corporation Isolation of input/output adapter interrupt domains
US7398427B2 (en) * 2004-07-08 2008-07-08 International Business Machines Corporation Isolation of input/output adapter error domains
US7573879B2 (en) * 2004-09-03 2009-08-11 Intel Corporation Method and apparatus for generating a header in a communication network
US7522520B2 (en) * 2004-09-03 2009-04-21 Intel Corporation Flow control credit updates for virtual channels in the Advanced Switching (AS) architecture
US20060140122A1 (en) * 2004-12-28 2006-06-29 International Business Machines Corporation Link retry per virtual channel
WO2006081454A2 (en) 2005-01-26 2006-08-03 Internet Broadcasting Corporation Layered multicast and fair bandwidth allocation and packet prioritization
US8223745B2 (en) * 2005-04-22 2012-07-17 Oracle America, Inc. Adding packet routing information without ECRC recalculation
US20060277126A1 (en) * 2005-06-06 2006-12-07 Intel Corporation Ring credit management
US7315456B2 (en) * 2005-08-29 2008-01-01 Hewlett-Packard Development Company, L.P. Configurable IO subsystem
WO2007060505A2 (en) * 2005-10-04 2007-05-31 Nokia Corporation APPARATUS, METHOD AND COMPUTER PROGRAM PRODUCT TO PROVIDE FLOW_ID MANAGEMENT IN MAC SUB-LAYER FOR PACKET-OPTIMIZED RADIO LINK LAYER
US7929577B2 (en) * 2005-10-13 2011-04-19 Via Technologies, Inc. Method and apparatus for packet error detection
TWI290284B (en) * 2005-10-13 2007-11-21 Via Tech Inc Method and electronic device of packet error detection on PCI express bus link
US7660917B2 (en) * 2006-03-02 2010-02-09 International Business Machines Corporation System and method of implementing multiple internal virtual channels based on a single external virtual channel
US7949794B2 (en) * 2006-11-02 2011-05-24 Intel Corporation PCI express enhancements and extensions
US7849243B2 (en) * 2008-01-23 2010-12-07 Intel Corporation Enabling flexibility of packet length in a communication protocol
US8199759B2 (en) * 2009-05-29 2012-06-12 Intel Corporation Method and apparatus for enabling ID based streams over PCI express
US9667315B2 (en) 2012-09-05 2017-05-30 Landis+Gyr Technologies, Llc Power distribution line communications with compensation for post modulation
US9311268B1 (en) * 2012-10-25 2016-04-12 Qlogic, Corporation Method and system for communication with peripheral devices
US9524261B2 (en) * 2012-12-21 2016-12-20 Apple Inc. Credit lookahead mechanism
US10523585B2 (en) 2014-12-19 2019-12-31 Amazon Technologies, Inc. System on a chip comprising multiple compute sub-systems
US10394731B2 (en) 2014-12-19 2019-08-27 Amazon Technologies, Inc. System on a chip comprising reconfigurable resources for multiple compute sub-systems
US11200192B2 (en) 2015-02-13 2021-12-14 Amazon Technologies. lac. Multi-mode system on a chip
US9588921B2 (en) * 2015-02-17 2017-03-07 Amazon Technologies, Inc. System on a chip comprising an I/O steering engine
US9306624B1 (en) 2015-03-31 2016-04-05 Landis+Gyr Technologies, Llc Initialization of endpoint devices joining a power-line communication network
US9461707B1 (en) 2015-05-21 2016-10-04 Landis+Gyr Technologies, Llc Power-line network with multi-scheme communication
US20170187579A1 (en) * 2015-12-24 2017-06-29 Eric R. Borch Maximizing network fabric performance via fine-grained router link power management
CN106357560A (zh) * 2016-09-26 2017-01-25 航天恒星科技有限公司 信道统计复用方法及装置
KR102405773B1 (ko) * 2017-09-27 2022-06-08 삼성전자주식회사 Usb 타입 c 인터페이스를 이용한 멀티 디바이스 간의 통신 방법 및 이를 구현한 전자 장치
CN116303150B (zh) * 2023-05-25 2023-07-21 深圳市链科网络科技有限公司 一种基于虚拟usb的数据驱动方法及装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5353382A (en) * 1990-10-15 1994-10-04 California Institute Of Technology Programmable synapse for neural network applications
US5463629A (en) * 1992-07-13 1995-10-31 Ko; Cheng-Hsu Dynamic channel allocation method and system for integrated services digital network
US5353282A (en) * 1993-03-18 1994-10-04 Northern Telecom Limited Local area network embedded in the communication switch core
US5745837A (en) * 1995-08-25 1998-04-28 Terayon Corporation Apparatus and method for digital data transmission over a CATV system using an ATM transport protocol and SCDMA
US5953338A (en) 1996-12-13 1999-09-14 Northern Telecom Limited Dynamic control processes and systems for asynchronous transfer mode networks
US6003062A (en) * 1997-07-16 1999-12-14 Fore Systems, Inc. Iterative algorithm for performing max min fair allocation
DE19835668A1 (de) * 1997-08-07 1999-02-25 Matsushita Electric Ind Co Ltd Übertragungsmedienverbindungsvorrichtung, steuernde Vorrichtung, gesteuerte Vorrichtung und Speichermedium
JP3075251B2 (ja) * 1998-03-05 2000-08-14 日本電気株式会社 非同期転送モード交換網における仮想パス帯域分配システム
US6266345B1 (en) 1998-04-24 2001-07-24 Xuan Zhon Ni Method and apparatus for dynamic allocation of bandwidth to data with varying bit rates
US6229803B1 (en) * 1998-08-05 2001-05-08 Sprint Communications Co. L.P. Telecommunications provider agent
US6393506B1 (en) * 1999-06-15 2002-05-21 National Semiconductor Corporation Virtual channel bus and system architecture
US6751214B1 (en) * 2000-03-30 2004-06-15 Azanda Network Devices, Inc. Methods and apparatus for dynamically allocating bandwidth between ATM cells and packets
US6639919B2 (en) * 2001-05-01 2003-10-28 Adc Dsl Systems, Inc. Bit-level control for dynamic bandwidth allocation

Also Published As

Publication number Publication date
CN1561490A (zh) 2005-01-05
US20040044820A1 (en) 2004-03-04
US6993611B2 (en) 2006-01-31
HK1063091A1 (en) 2004-12-10
DE60219047T2 (de) 2007-12-13
EP1433067B1 (de) 2007-03-21
CN100416528C (zh) 2008-09-03
US6691192B2 (en) 2004-02-10
US20030115391A1 (en) 2003-06-19
KR100611268B1 (ko) 2006-08-10
ATE357696T1 (de) 2007-04-15
WO2003029995A1 (en) 2003-04-10
EP1433067A1 (de) 2004-06-30
KR20040037215A (ko) 2004-05-04

Similar Documents

Publication Publication Date Title
DE60219047D1 (de) Eine allgemeine eingabe-/ausgabearchitektur und entsprechende verfahren zur aufbau virtueller kanäle darin
ATE346340T1 (de) Allgemeine eingabe-/ausgabearchitektur und entsprechende verfahren zur bereitstellung virtueller kanäle
IL159565A0 (en) System and method for providing dialog management and arbitration in a multi-modal environment
MXPA02001228A (es) Sistema y metodo para determinar requerimientos especificos de documentos de requerimientos generales.
CA2292575A1 (en) Device used to implement a block cipher
DE60218160D1 (de) Verfahren und systeme zur datenübertragung über ein netz
AU2003287964A1 (en) Methods, interface unit and nodes for using in parallel a communication network for real-time applications and non real-time applications
ATE327624T1 (de) Verfahren und system zur kopplung von datennetzen
DE69929898D1 (de) Eine methode zur kontrolle von übertragungseigenschaften
WO2003010915A1 (fr) Systeme de reseau et dispositif de sortie mis en oeuvre dans ce systeme
WO2003034313A3 (en) Systems and methods for providing digital rights management compatibility
ATE433628T1 (de) Gateway zur verbindung von netzen
WO2003069822A3 (en) Method for rate matching
DE60214386D1 (de) Busprotokoll
FI20001030A (fi) Menetelmä sanomien välittämiseksi
EP0939529A3 (de) Datenkommunikationssystem, Datenkommunikationsverfahren, Datenkommunikationsvorrichtung und digitale Schnittstelle
WO2003065205A8 (en) Data transfer mechanism
AU2002952797A0 (en) Centrifugal device and method using same
DE69929328D1 (de) Drahtlose kopplung inkompatibler knoten über ein virtuelles netz
AU1962401A (en) Power management method for a computer system having a hub interface architecture
ATE533271T1 (de) Verfahren zur adaption von bussystemen
ATE310276T1 (de) Bus-brücke und system für mehrkanalübertragung von daten- und steuerinformationen
ATE421122T1 (de) Gerät-identifizierung
BR9812277A (pt) Sistema de comunicação para veìculo
AU2001236007A1 (en) Data transmission system, server used for the data transmission system, and terminal adapter

Legal Events

Date Code Title Description
8364 No opposition during term of opposition