DE60314129D1 - Verfahren zur bildung von mram-bausteinen - Google Patents

Verfahren zur bildung von mram-bausteinen

Info

Publication number
DE60314129D1
DE60314129D1 DE60314129T DE60314129T DE60314129D1 DE 60314129 D1 DE60314129 D1 DE 60314129D1 DE 60314129 T DE60314129 T DE 60314129T DE 60314129 T DE60314129 T DE 60314129T DE 60314129 D1 DE60314129 D1 DE 60314129D1
Authority
DE
Germany
Prior art keywords
memory devices
magnetic memory
insulator layer
magnetic
top surfaces
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60314129T
Other languages
English (en)
Other versions
DE60314129T2 (de
Inventor
Max Hineman
Karen Signorini
Brad J Howard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of DE60314129D1 publication Critical patent/DE60314129D1/de
Application granted granted Critical
Publication of DE60314129T2 publication Critical patent/DE60314129T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y25/00—Nanomagnetism, e.g. magnetoimpedance, anisotropic magnetoresistance, giant magnetoresistance or tunneling magnetoresistance
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00—Manufacture or treatment of nanostructures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00—Thin magnetic films, e.g. of one-domain structure
    • H01F10/32—Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F10/324—Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer
    • H01F10/3254—Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer the spacer being semiconducting or insulating, e.g. for spin tunnel junction [STJ]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/14—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates
    • H01F41/30—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/14—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates
    • H01F41/30—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE]
    • H01F41/302—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/14—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates
    • H01F41/30—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE]
    • H01F41/302—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F41/308—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices lift-off processes, e.g. ion milling, for trimming or patterning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/32—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying conductive, insulating or magnetic material on a magnetic film, specially adapted for a thin magnetic film
    • H01F41/34—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying conductive, insulating or magnetic material on a magnetic film, specially adapted for a thin magnetic film in patterns, e.g. by lithography
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Power Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Hall/Mr Elements (AREA)
DE60314129T 2002-04-30 2003-04-21 Verfahren zur bildung von mram-bausteinen Expired - Lifetime DE60314129T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/135,921 US6783995B2 (en) 2002-04-30 2002-04-30 Protective layers for MRAM devices
US135921 2002-04-30
PCT/US2003/012675 WO2003094182A1 (en) 2002-04-30 2003-04-21 Method of forming mram devices

Publications (2)

Publication Number Publication Date
DE60314129D1 true DE60314129D1 (de) 2007-07-12
DE60314129T2 DE60314129T2 (de) 2008-01-24

Family

ID=29249570

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60314129T Expired - Lifetime DE60314129T2 (de) 2002-04-30 2003-04-21 Verfahren zur bildung von mram-bausteinen

Country Status (10)

Country Link
US (2) US6783995B2 (de)
EP (2) EP1500116B1 (de)
JP (1) JP4378631B2 (de)
KR (2) KR100755240B1 (de)
CN (1) CN100338700C (de)
AT (1) ATE363720T1 (de)
AU (1) AU2003239168A1 (de)
DE (1) DE60314129T2 (de)
TW (1) TWI238439B (de)
WO (1) WO2003094182A1 (de)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6770491B2 (en) * 2002-08-07 2004-08-03 Micron Technology, Inc. Magnetoresistive memory and method of manufacturing the same
US7205598B2 (en) * 2002-08-29 2007-04-17 Micron Technology, Inc. Random access memory device utilizing a vertically oriented select transistor
KR100496860B1 (ko) * 2002-09-19 2005-06-22 삼성전자주식회사 자기 저항 기억 소자 및 그 제조 방법
US6881351B2 (en) * 2003-04-22 2005-04-19 Freescale Semiconductor, Inc. Methods for contacting conducting layers overlying magnetoelectronic elements of MRAM devices
US7183130B2 (en) * 2003-07-29 2007-02-27 International Business Machines Corporation Magnetic random access memory and method of fabricating thereof
US7112454B2 (en) * 2003-10-14 2006-09-26 Micron Technology, Inc. System and method for reducing shorting in memory cells
JP2005260082A (ja) * 2004-03-12 2005-09-22 Toshiba Corp 磁気ランダムアクセスメモリ
US7045368B2 (en) * 2004-05-19 2006-05-16 Headway Technologies, Inc. MRAM cell structure and method of fabrication
US7374952B2 (en) * 2004-06-17 2008-05-20 Infineon Technologies Ag Methods of patterning a magnetic stack of a magnetic memory cell and structures thereof
US7368299B2 (en) * 2004-07-14 2008-05-06 Infineon Technologies Ag MTJ patterning using free layer wet etching and lift off techniques
US7067330B2 (en) 2004-07-16 2006-06-27 Headway Technologies, Inc. Magnetic random access memory array with thin conduction electrical read and write lines
KR100975803B1 (ko) 2004-07-16 2010-08-16 헤드웨이 테크놀로지스 인코포레이티드 Ｍｔｊ ｍｒａｍ 셀, ｍｔｊ ｍｒａｍ 셀들의 어레이, 및 ｍｔｊ ｍｒａｍ 셀을 형성하는 방법
US7397077B2 (en) * 2004-09-02 2008-07-08 Samsung Electronics Co., Ltd. Magnetic memory devices having patterned heater layers therein that utilize thermally conductive sidewall materials to increase heat transfer when writing memory data
TWI252559B (en) * 2004-12-31 2006-04-01 Ind Tech Res Inst Method for connecting magnetoelectronic element with conductive line
US7399646B2 (en) * 2005-08-23 2008-07-15 International Business Machines Corporation Magnetic devices and techniques for formation thereof
US20070072311A1 (en) * 2005-09-28 2007-03-29 Northern Lights Semiconductor Corp. Interconnect for a GMR Stack Layer and an Underlying Conducting Layer
US7816718B2 (en) * 2005-09-28 2010-10-19 Northern Lights Semiconductor Corp. Interconnect for a GMR memory cells and an underlying conductive layer
US7880249B2 (en) * 2005-11-30 2011-02-01 Magic Technologies, Inc. Spacer structure in MRAM cell and method of its fabrication
US7371636B2 (en) * 2005-12-14 2008-05-13 Hynix Semiconductor Inc. Method for fabricating storage node contact hole of semiconductor device
US7419891B1 (en) 2006-02-13 2008-09-02 Western Digital (Fremont), Llc Method and system for providing a smaller critical dimension magnetic element utilizing a single layer mask
US8141235B1 (en) 2006-06-09 2012-03-27 Western Digital (Fremont), Llc Method for manufacturing a perpendicular magnetic recording transducers
WO2008155832A1 (ja) * 2007-06-20 2008-12-24 Fujitsu Microelectronics Limited 半導体装置及びその製造方法
KR100854863B1 (ko) * 2007-06-29 2008-08-28 주식회사 하이닉스반도체 반도체 소자의 제조방법
US9136463B2 (en) * 2007-11-20 2015-09-15 Qualcomm Incorporated Method of forming a magnetic tunnel junction structure
US7781231B2 (en) 2008-03-07 2010-08-24 Qualcomm Incorporated Method of forming a magnetic tunnel junction device
JP5175750B2 (ja) * 2009-01-19 2013-04-03 株式会社日立製作所 磁性記憶素子を用いた半導体集積回路装置の製造方法
US9099118B1 (en) 2009-05-26 2015-08-04 Western Digital (Fremont), Llc Dual damascene process for producing a PMR write pole
US8486285B2 (en) 2009-08-20 2013-07-16 Western Digital (Fremont), Llc Damascene write poles produced via full film plating
CN102446541B (zh) * 2010-10-13 2014-03-12 中芯国际集成电路制造(上海)有限公司 磁性随机存取存储器及其制造方法
US8962493B2 (en) * 2010-12-13 2015-02-24 Crocus Technology Inc. Magnetic random access memory cells having improved size and shape characteristics
KR101222117B1 (ko) 2011-02-25 2013-01-14 에스케이하이닉스 주식회사 자기저항 메모리 소자 제조 방법
US20150021724A1 (en) * 2011-04-11 2015-01-22 Magsil Corporation Self contacting bit line to mram cell
KR20150075602A (ko) * 2013-12-26 2015-07-06 삼성전자주식회사 자기 저항 메모리 장치 및 그 제조 방법
US9318696B2 (en) * 2014-03-03 2016-04-19 Qualcomm Incorporated Self-aligned top contact for MRAM fabrication
KR102212558B1 (ko) 2014-12-22 2021-02-08 삼성전자주식회사 자기 메모리 소자의 제조 방법
US9818935B2 (en) * 2015-06-25 2017-11-14 Taiwan Semiconductor Manufacturing Co., Ltd. Techniques for MRAM MTJ top electrode connection
US9666790B2 (en) * 2015-07-17 2017-05-30 Taiwan Semiconductor Manufacturing Co., Ltd. Manufacturing techniques and corresponding devices for magnetic tunnel junction devices
US10109674B2 (en) * 2015-08-10 2018-10-23 Qualcomm Incorporated Semiconductor metallization structure
KR102326547B1 (ko) 2015-08-19 2021-11-15 삼성전자주식회사 자기 저항 메모리 장치 및 그 제조 방법
KR102444236B1 (ko) * 2015-08-25 2022-09-16 삼성전자주식회사 자기 소자 및 그 제조 방법
KR101726404B1 (ko) 2015-11-16 2017-04-12 중소기업은행 이탈예상고객 예측장치 및 예측방법
US9647200B1 (en) 2015-12-07 2017-05-09 International Business Machines Corporation Encapsulation of magnetic tunnel junction structures in organic photopatternable dielectric material
US9660179B1 (en) * 2015-12-16 2017-05-23 International Business Machines Corporation Enhanced coercivity in MTJ devices by contact depth control
US9698339B1 (en) 2015-12-29 2017-07-04 International Business Machines Corporation Magnetic tunnel junction encapsulation using hydrogenated amorphous semiconductor material
US9515252B1 (en) 2015-12-29 2016-12-06 International Business Machines Corporation Low degradation MRAM encapsulation process using silicon-rich silicon nitride film
US9859156B2 (en) * 2015-12-30 2018-01-02 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnection structure with sidewall dielectric protection layer
US10454021B2 (en) 2016-01-29 2019-10-22 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and method of manufacturing the same
CN107785484B (zh) * 2016-08-25 2021-08-06 中电海康集团有限公司 一种自对准光刻腐蚀制作存储器的方法
CN107785483B (zh) * 2016-08-25 2021-06-01 中电海康集团有限公司 一种磁性随机存储器的制作方法
CN109980081B (zh) * 2017-12-28 2023-10-20 中电海康集团有限公司 可自停止抛光的mram器件的制作方法与mram器件
CN109994394B (zh) * 2017-12-29 2021-05-28 中电海康集团有限公司 Mram器件中mtj单元的平坦化方法与mram器件
US20200136019A1 (en) * 2018-10-31 2020-04-30 Taiwan Semiconductor Manufacturing Company Ltd. Bar-type magnetoresistive random access memory cell
CN109872994B (zh) * 2019-03-07 2021-09-03 上海华虹宏力半导体制造有限公司 分栅快闪存储器及其制备方法
US11744083B2 (en) 2019-04-12 2023-08-29 International Business Machines Corporation Fabrication of embedded memory devices utilizing a self assembled monolayer
US11094585B2 (en) * 2019-07-08 2021-08-17 Globalfoundries U.S. Inc. Methods of forming a conductive contact structure to a top electrode of an embedded memory device on an IC product and a corresponding IC product
US11195993B2 (en) * 2019-09-16 2021-12-07 International Business Machines Corporation Encapsulation topography-assisted self-aligned MRAM top contact
US11121308B2 (en) * 2019-10-15 2021-09-14 Taiwan Semiconductor Manufacturing Company, Ltd. Sidewall spacer structure for memory cell
US11251368B2 (en) 2020-04-20 2022-02-15 International Business Machines Corporation Interconnect structures with selective capping layer
US11844291B2 (en) * 2021-06-21 2023-12-12 United Microelectronics Corp. Semiconductor memory device and fabrication method thereof

Family Cites Families (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3623035A (en) 1968-02-02 1971-11-23 Fuji Electric Co Ltd Magnetic memory matrix and process for its production
US3816909A (en) 1969-04-30 1974-06-18 Hitachi Chemical Co Ltd Method of making a wire memory plane
US3623032A (en) 1970-02-16 1971-11-23 Honeywell Inc Keeper configuration for a thin-film memory
US3947831A (en) 1972-12-11 1976-03-30 Kokusai Denshin Denwa Kabushiki Kaisha Word arrangement matrix memory of high bit density having a magnetic flux keeper
US4158891A (en) 1975-08-18 1979-06-19 Honeywell Information Systems Inc. Transparent tri state latch
US4044330A (en) 1976-03-30 1977-08-23 Honeywell Information Systems, Inc. Power strobing to achieve a tri state
US4060794A (en) 1976-03-31 1977-11-29 Honeywell Information Systems Inc. Apparatus and method for generating timing signals for latched type memories
US4455626A (en) 1983-03-21 1984-06-19 Honeywell Inc. Thin film memory with magnetoresistive read-out
US4801883A (en) 1986-06-02 1989-01-31 The Regents Of The University Of California Integrated-circuit one-way isolation coupler incorporating one or several carrier-domain magnetometers
US4780848A (en) 1986-06-03 1988-10-25 Honeywell Inc. Magnetoresistive memory with multi-layer storage cells having layers of limited thickness
US4731757A (en) 1986-06-27 1988-03-15 Honeywell Inc. Magnetoresistive memory including thin film storage cells having tapered ends
US4945397A (en) 1986-12-08 1990-07-31 Honeywell Inc. Resistive overlayer for magnetic films
US5547599A (en) 1989-03-17 1996-08-20 Raytheon Company Ferrite/epoxy film
US5039655A (en) 1989-07-28 1991-08-13 Ampex Corporation Thin film memory device having superconductor keeper for eliminating magnetic domain creep
US5064499A (en) 1990-04-09 1991-11-12 Honeywell Inc. Inductively sensed magnetic memory manufacturing method
US5140549A (en) 1990-04-09 1992-08-18 Honeywell Inc. Inductively sensed magnetic memory
US6021065A (en) 1996-09-06 2000-02-01 Nonvolatile Electronics Incorporated Spin dependent tunneling memory
US5496759A (en) 1994-12-29 1996-03-05 Honeywell Inc. Highly producible magnetoresistive RAM process
US5587943A (en) 1995-02-13 1996-12-24 Integrated Microtransducer Electronics Corporation Nonvolatile magnetoresistive memory with fully closed flux operation
US5726498A (en) 1995-05-26 1998-03-10 International Business Machines Corporation Wire shape conferring reduced crosstalk and formation methods
US5614765A (en) 1995-06-07 1997-03-25 Advanced Micro Devices, Inc. Self aligned via dual damascene
US5741435A (en) 1995-08-08 1998-04-21 Nano Systems, Inc. Magnetic memory having shape anisotropic magnetic elements
US5756394A (en) 1995-08-23 1998-05-26 Micron Technology, Inc. Self-aligned silicide strap connection of polysilicon layers
US5701222A (en) 1995-09-11 1997-12-23 International Business Machines Corporation Spin valve sensor with antiparallel magnetization of pinned layers
KR19990067331A (ko) 1995-11-06 1999-08-16 야스카와 히데아키 국소 배선부를 포함하는 반도체 장치 및 그 제조 방법
US5659499A (en) 1995-11-24 1997-08-19 Motorola Magnetic memory and method therefor
US5569617A (en) 1995-12-21 1996-10-29 Honeywell Inc. Method of making integrated spacer for magnetoresistive RAM
US5756366A (en) 1995-12-21 1998-05-26 Honeywell Inc. Magnetic hardening of bit edges of magnetoresistive RAM
US5691228A (en) 1996-01-18 1997-11-25 Micron Technology, Inc. Semiconductor processing method of making a hemispherical grain (HSG) polysilicon layer
US5869389A (en) 1996-01-18 1999-02-09 Micron Technology, Inc. Semiconductor processing method of providing a doped polysilicon layer
US5721171A (en) 1996-02-29 1998-02-24 Micron Technology, Inc. Method for forming controllable surface enhanced three dimensional objects
US5650958A (en) 1996-03-18 1997-07-22 International Business Machines Corporation Magnetic tunnel junctions with controlled magnetic response
KR100198652B1 (ko) 1996-07-31 1999-06-15 구본준 반도체 소자의 전극형성방법
US5792687A (en) 1996-08-01 1998-08-11 Vanguard International Semiconductor Corporation Method for fabricating high density integrated circuits using oxide and polysilicon spacers
US5945350A (en) 1996-09-13 1999-08-31 Micron Technology, Inc. Methods for use in formation of titanium nitride interconnects and interconnects formed using same
US5926394A (en) 1996-09-30 1999-07-20 Intel Corporation Method and apparatus for regulating the voltage supplied to an integrated circuit
US5861328A (en) 1996-10-07 1999-01-19 Motorola, Inc. Method of fabricating GMR devices
JPH10154711A (ja) 1996-11-25 1998-06-09 Mitsubishi Electric Corp 半導体装置およびその製造方法
US6028786A (en) 1997-04-28 2000-02-22 Canon Kabushiki Kaisha Magnetic memory element having coupled magnetic layers forming closed magnetic circuit
US6174764B1 (en) 1997-05-12 2001-01-16 Micron Technology, Inc. Process for manufacturing integrated circuit SRAM
US5851875A (en) 1997-07-14 1998-12-22 Micron Technology, Inc. Process for forming capacitor array structure for semiconductor devices
US6156630A (en) 1997-08-22 2000-12-05 Micron Technology, Inc. Titanium boride gate electrode and interconnect and methods regarding same
US5982658A (en) 1997-10-31 1999-11-09 Honeywell Inc. MRAM design to reduce dissimilar nearest neighbor effects
US6048739A (en) 1997-12-18 2000-04-11 Honeywell Inc. Method of manufacturing a high density magnetic memory device
US5956267A (en) 1997-12-18 1999-09-21 Honeywell Inc Self-aligned wordline keeper and method of manufacture therefor
TW368731B (en) 1997-12-22 1999-09-01 United Microelectronics Corp Manufacturing method for self-aligned local-interconnect and contact
US6130145A (en) 1998-01-21 2000-10-10 Siemens Aktiengesellschaft Insitu doped metal policide
US6118163A (en) 1998-02-04 2000-09-12 Advanced Micro Devices, Inc. Transistor with integrated poly/metal gate electrode
US6025786A (en) * 1998-05-06 2000-02-15 Trw Inc. Transmitter for remote convenience system having coiled, extendable antenna
JP3234814B2 (ja) 1998-06-30 2001-12-04 株式会社東芝 磁気抵抗効果素子、磁気ヘッド、磁気ヘッドアセンブリ及び磁気記録装置
JP2000030222A (ja) 1998-07-08 2000-01-28 Fujitsu Ltd 磁気センサ
WO2000004555A2 (de) 1998-07-15 2000-01-27 Infineon Technologies Ag Speicherzellenanordnung, bei der ein elektrischer widerstand eines speicherelements eine information darstellt und durch ein magnetfeld beeinflussbar ist, und verfahren zu deren herstellung
US6218302B1 (en) * 1998-07-21 2001-04-17 Motorola Inc. Method for forming a semiconductor device
DE19836567C2 (de) 1998-08-12 2000-12-07 Siemens Ag Speicherzellenanordnung mit Speicherelementen mit magnetoresistivem Effekt und Verfahren zu deren Herstellung
US6100185A (en) 1998-08-14 2000-08-08 Micron Technology, Inc. Semiconductor processing method of forming a high purity <200> grain orientation tin layer and semiconductor processing method of forming a conductive interconnect line
US5940319A (en) 1998-08-31 1999-08-17 Motorola, Inc. Magnetic random access memory and fabricating method thereof
TW454187B (en) 1998-09-30 2001-09-11 Siemens Ag Magnetoresistive memory with low current density
US6136705A (en) 1998-10-22 2000-10-24 National Semiconductor Corporation Self-aligned dual thickness cobalt silicide layer formation process
US6153443A (en) 1998-12-21 2000-11-28 Motorola, Inc. Method of fabricating a magnetic random access memory
EP1157388B1 (de) 1999-02-26 2002-07-31 Infineon Technologies AG Speicherzellenanordnung und verfahren zu deren herstellung
US6429124B1 (en) 1999-04-14 2002-08-06 Micron Technology, Inc. Local interconnect structures for integrated circuits and methods for making the same
US6110812A (en) 1999-05-11 2000-08-29 Promos Technologies, Inc. Method for forming polycide gate
US6165803A (en) 1999-05-17 2000-12-26 Motorola, Inc. Magnetic random access memory and fabricating method thereof
US6211054B1 (en) 1999-06-01 2001-04-03 Micron Technology, Inc. Method of forming a conductive line and method of forming a local interconnect
JP3464414B2 (ja) 1999-06-15 2003-11-10 富士通株式会社 不揮発性半導体記憶装置及びその製造方法
US6630718B1 (en) 1999-07-26 2003-10-07 Micron Technology, Inc. Transistor gate and local interconnect
US6391658B1 (en) 1999-10-26 2002-05-21 International Business Machines Corporation Formation of arrays of microelectronic elements
US6211090B1 (en) 2000-03-21 2001-04-03 Motorola, Inc. Method of fabricating flux concentrating layer for use with magnetoresistive random access memories
US6392922B1 (en) 2000-08-14 2002-05-21 Micron Technology, Inc. Passivated magneto-resistive bit structure and passivation method therefor
US6555858B1 (en) * 2000-11-15 2003-04-29 Motorola, Inc. Self-aligned magnetic clad write line and its method of formation
US6440753B1 (en) * 2001-01-24 2002-08-27 Infineon Technologies North America Corp. Metal hard mask for ILD RIE processing of semiconductor memory devices to prevent oxidation of conductive lines
US6358756B1 (en) 2001-02-07 2002-03-19 Micron Technology, Inc. Self-aligned, magnetoresistive random-access memory (MRAM) structure utilizing a spacer containment scheme
JP3558996B2 (ja) * 2001-03-30 2004-08-25 株式会社東芝 磁気抵抗効果素子、磁気ヘッド、磁気再生装置及び磁気記憶装置
US6485989B1 (en) 2001-08-30 2002-11-26 Micron Technology, Inc. MRAM sense layer isolation
US6627913B2 (en) * 2001-09-10 2003-09-30 Micron Technology, Inc. Insulation of an MRAM device through a self-aligned spacer
US6518071B1 (en) * 2002-03-28 2003-02-11 Motorola, Inc. Magnetoresistive random access memory device and method of fabrication thereof

Also Published As

Publication number Publication date
US20030203510A1 (en) 2003-10-30
TWI238439B (en) 2005-08-21
KR20050013543A (ko) 2005-02-04
CN100338700C (zh) 2007-09-19
TW200405392A (en) 2004-04-01
US20040264240A1 (en) 2004-12-30
EP1500116A1 (de) 2005-01-26
EP1500116B1 (de) 2007-05-30
US6783995B2 (en) 2004-08-31
EP1793400B1 (de) 2014-01-08
KR100755240B1 (ko) 2007-09-04
CN1656580A (zh) 2005-08-17
KR20060107860A (ko) 2006-10-16
KR100692417B1 (ko) 2007-03-13
WO2003094182A1 (en) 2003-11-13
AU2003239168A1 (en) 2003-11-17
DE60314129T2 (de) 2008-01-24
JP2005524238A (ja) 2005-08-11
US7211849B2 (en) 2007-05-01
ATE363720T1 (de) 2007-06-15
JP4378631B2 (ja) 2009-12-09
EP1793400A2 (de) 2007-06-06
EP1793400A3 (de) 2009-09-30

Similar Documents

Publication Publication Date Title
DE60314129D1 (de) Verfahren zur bildung von mram-bausteinen
JP2002334973A5 (de)
ATE502385T1 (de) Eingebettete 3d-molehole-crossbar-architektur für eine elektrochemische molekulare speichereinrichtung
DE59510349D1 (de) Halbleiter-Speichervorrichtung unter Verwendung eines ferroelektrischen Dielektrikums und Verfahren zur Herstellung
ATE354851T1 (de) Verfahren zur herstellung einer ferroelektrischen speicherzelle in einem ferroelektrischen speicherbaustein und ferroelektrischer speicherbaustein
DE69805300D1 (de) Substrat mit gerichteter leitfähigkeit senkrecht zu seiner oberfläche, vorrichtungen mit einem solchen substrat und verfahren zur herstellung eines solchen substrates
TW200711106A (en) A semiconductor device and a method for manufacturing the same
KR950034427A (ko) 반도체소자 및 그 제조방법
MY128174A (en) Thin film capacitor and thin film electronic component and method for manufacturing the same.
TW349276B (en) Method of producing nonvolatile memory device
TW345714B (en) Capacitive structure of DRAM and process for producing the same
KR910013505A (ko) 반도체 메모리의 제조방법
WO2005067048A3 (en) Contactless flash memory array
JP2004529500A5 (de)
EP0469935A3 (de) Verfahren zur Herstellung eines Halbleiter-Speicherbauteils
KR970030326A (ko) 반도체 소자의 콘택홀 형성방법
KR970024190A (ko) 이중 스페이서를 이용한 반도체장치의 캐패시터 제조방법
KR980005465A (ko) 반도체 소자의 콘택홀 형성방법
FR2818087B3 (fr) Procede de fabrication de pistes electroconductrices sur un substrat transparent et substrat obtenu
KR960019537A (ko) 더미패턴을 이용한 평탄화 공정방법
KR970072416A (ko) 반도체 기억장치의 셀 커패시터 제조방법
KR980005468A (ko) 반도체 장치의 다중 콘택 형성방법
KR980006324A (ko) 반도체 소자의 캐패시터 형성방법
KR920013714A (ko) 고집적 반도체 메모리장치 및 그 제조방법
TW329547B (en) The manufacturing method for cylindrical capacitor in memory cell of DRAM

Legal Events

Date Code Title Description
8364 No opposition during term of opposition