DE68919069D1 - Verfahren und Gerät zur Fehlererkennung und -korrektur in einem nach dem überlappten Steuerungsverfahren arbeitenden Rechnersystem. - Google Patents
Verfahren und Gerät zur Fehlererkennung und -korrektur in einem nach dem überlappten Steuerungsverfahren arbeitenden Rechnersystem.Info
- Publication number
- DE68919069D1 DE68919069D1 DE68919069T DE68919069T DE68919069D1 DE 68919069 D1 DE68919069 D1 DE 68919069D1 DE 68919069 T DE68919069 T DE 68919069T DE 68919069 T DE68919069 T DE 68919069T DE 68919069 D1 DE68919069 D1 DE 68919069D1
- Authority
- DE
- Germany
- Prior art keywords
- execution
- instruction
- cpu
- errors
- error
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
- G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0781—Error filtering or prioritizing based on a policy defined by the user or on a policy defined by a hardware/software module, e.g. according to a severity level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/306,828 US4982402A (en) | 1989-02-03 | 1989-02-03 | Method and apparatus for detecting and correcting errors in a pipelined computer system |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68919069D1 true DE68919069D1 (de) | 1994-12-01 |
DE68919069T2 DE68919069T2 (de) | 1995-06-08 |
Family
ID=23187045
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68919069T Expired - Fee Related DE68919069T2 (de) | 1989-02-03 | 1989-09-22 | Verfahren und Gerät zur Fehlererkennung und -korrektur in einem nach dem überlappten Steuerungsverfahren arbeitenden Rechnersystem. |
Country Status (6)
Country | Link |
---|---|
US (1) | US4982402A (de) |
EP (1) | EP0380858B1 (de) |
JP (1) | JPH02232737A (de) |
AT (1) | ATE113399T1 (de) |
AU (1) | AU628163B2 (de) |
DE (1) | DE68919069T2 (de) |
Families Citing this family (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8828817D0 (en) * | 1988-12-09 | 1989-01-18 | Int Computers Ltd | Data processing apparatus |
US5197133A (en) * | 1988-12-19 | 1993-03-23 | Bull Hn Information Systems Inc. | Control store addressing from multiple sources |
JPH07113898B2 (ja) * | 1989-05-09 | 1995-12-06 | 株式会社日立製作所 | 障害検出方式 |
US5490262A (en) * | 1989-09-01 | 1996-02-06 | Oki Electric Industry Co., Ltd. | Dual cache memory device with cache monitoring |
US5355503A (en) * | 1990-05-31 | 1994-10-11 | National Semiconductor Corporation | Event driven scanning of data input equipment using multi-input wake-up techniques |
AU644160B2 (en) * | 1990-09-18 | 1993-12-02 | Bull Hn Information Systems Inc. | Error handling in a VLSI central processor unit employing a pipelined address and execution module |
US5203003A (en) * | 1991-03-28 | 1993-04-13 | Echelon Corporation | Computer architecture for conserving power by using shared resources and method for suspending processor execution in pipeline |
US5339399A (en) * | 1991-04-12 | 1994-08-16 | Intel Corporation | Cache controller that alternately selects for presentation to a tag RAM a current address latch and a next address latch which hold addresses captured on an input bus |
US5321698A (en) * | 1991-12-27 | 1994-06-14 | Amdahl Corporation | Method and apparatus for providing retry coverage in multi-process computer environment |
US5423025A (en) * | 1992-09-29 | 1995-06-06 | Amdahl Corporation | Error handling mechanism for a controller having a plurality of servers |
JP3338488B2 (ja) * | 1992-11-18 | 2002-10-28 | 富士通株式会社 | データ処理装置の検証方法及び装置 |
US5561761A (en) * | 1993-03-31 | 1996-10-01 | Ylsi Technology, Inc. | Central processing unit data entering and interrogating device and method therefor |
US5701479A (en) * | 1993-06-15 | 1997-12-23 | Xerox Corporation | Pipelined image processing system for a single application environment |
US5557795A (en) * | 1993-06-15 | 1996-09-17 | Xerox Corporation | Pipelined image processing system for a single application environment |
US5995996A (en) * | 1993-06-15 | 1999-11-30 | Xerox Corporation | Pipelined image processing system for a single application environment |
US5602990A (en) * | 1993-07-23 | 1997-02-11 | Pyramid Technology Corporation | Computer system diagnostic testing using hardware abstraction |
JP3373607B2 (ja) * | 1993-09-01 | 2003-02-04 | 富士通株式会社 | プロセッサの制御機構検証用命令列の自動生成方法及び装置 |
US5996062A (en) * | 1993-11-24 | 1999-11-30 | Intergraph Corporation | Method and apparatus for controlling an instruction pipeline in a data processing system |
US5550988A (en) * | 1994-03-01 | 1996-08-27 | Intel Corporation | Apparatus and method for performing error correction in a multi-processor system |
US5630055A (en) * | 1995-05-05 | 1997-05-13 | Digital Equipment Corporation | Autonomous pipeline reconfiguration for continuous error correction for fills from tertiary cache or memory |
US5699506A (en) * | 1995-05-26 | 1997-12-16 | National Semiconductor Corporation | Method and apparatus for fault testing a pipelined processor |
US5924125A (en) * | 1995-08-01 | 1999-07-13 | Arya; Siamak | Method and apparatus for parallel access to consecutive TLB entries |
US5678003A (en) * | 1995-10-20 | 1997-10-14 | International Business Machines Corporation | Method and system for providing a restartable stop in a multiprocessor system |
US6202174B1 (en) * | 1996-09-16 | 2001-03-13 | Advanced Micro Devices Inc | Method for identifying and correcting errors in a central processing unit |
US6016543A (en) * | 1997-05-14 | 2000-01-18 | Mitsubishi Denki Kabushiki Kaisha | Microprocessor for controlling the conditional execution of instructions |
KR100230454B1 (ko) * | 1997-05-28 | 1999-11-15 | 윤종용 | 다중처리 시스템의 캐시메모리 검사방법 |
US6044456A (en) * | 1998-01-05 | 2000-03-28 | Intel Corporation | Electronic system and method for maintaining synchronization of multiple front-end pipelines |
US6543026B1 (en) * | 1999-09-10 | 2003-04-01 | Lsi Logic Corporation | Forward error correction apparatus and methods |
US6493819B1 (en) * | 1999-11-16 | 2002-12-10 | Advanced Micro Devices, Inc. | Merging narrow register for resolution of data dependencies when updating a portion of a register in a microprocessor |
EP1359485B1 (de) * | 2002-05-03 | 2015-04-29 | Infineon Technologies AG | Steuer- und Überwachungssystem |
US20040117583A1 (en) * | 2002-12-12 | 2004-06-17 | International Business Machines Corporation | Apparatus for influencing process scheduling in a data processing system capable of utilizing a virtual memory processing scheme |
US20040117590A1 (en) * | 2002-12-12 | 2004-06-17 | International Business Machines Corp. | Aliasing support for a data processing system having no system memory |
US20050055528A1 (en) * | 2002-12-12 | 2005-03-10 | International Business Machines Corporation | Data processing system having a physically addressed cache of disk memory |
US20040117588A1 (en) * | 2002-12-12 | 2004-06-17 | International Business Machines Corporation | Access request for a data processing system having no system memory |
US20040117589A1 (en) * | 2002-12-12 | 2004-06-17 | International Business Machines Corp. | Interrupt mechanism for a data processing system having hardware managed paging of disk data |
US7017024B2 (en) * | 2002-12-12 | 2006-03-21 | International Business Machines Corporation | Data processing system having no system memory |
US20040117587A1 (en) * | 2002-12-12 | 2004-06-17 | International Business Machines Corp. | Hardware managed virtual-to-physical address translation mechanism |
US7370243B1 (en) * | 2004-06-30 | 2008-05-06 | Sun Microsystems, Inc. | Precise error handling in a fine grain multithreaded multicore processor |
US7308605B2 (en) * | 2004-07-20 | 2007-12-11 | Hewlett-Packard Development Company, L.P. | Latent error detection |
JP2006039678A (ja) * | 2004-07-22 | 2006-02-09 | Fujitsu Ltd | 情報処理装置およびエラー検出方法 |
US7380169B2 (en) * | 2004-09-24 | 2008-05-27 | Intel Corporation | Converting merge buffer system-kill errors to process-kill errors |
US20070294588A1 (en) * | 2006-05-09 | 2007-12-20 | Coulson Richard L | Performing a diagnostic on a block of memory associated with a correctable read error |
US7949837B2 (en) * | 2006-10-05 | 2011-05-24 | Waratek Pty Ltd. | Contention detection and resolution |
US20080126503A1 (en) * | 2006-10-05 | 2008-05-29 | Holt John M | Contention resolution with echo cancellation |
US20080127213A1 (en) * | 2006-10-05 | 2008-05-29 | Holt John M | Contention resolution with counter rollover |
US7962697B2 (en) * | 2006-10-05 | 2011-06-14 | Waratek Pty Limited | Contention detection |
WO2008040075A1 (en) * | 2006-10-05 | 2008-04-10 | Waratek Pty Limited | Contention detection with modified message format |
AU2007304895A1 (en) * | 2006-10-05 | 2008-04-10 | Waratek Pty Limited | Advanced contention detection |
US20080250221A1 (en) * | 2006-10-09 | 2008-10-09 | Holt John M | Contention detection with data consolidation |
US20090150653A1 (en) * | 2007-12-07 | 2009-06-11 | Pedro Chaparro Monferrer | Mechanism for soft error detection and recovery in issue queues |
US8230269B2 (en) * | 2008-06-17 | 2012-07-24 | Microsoft Corporation | Monitoring data categorization and module-based health correlations |
US8896610B2 (en) * | 2011-02-18 | 2014-11-25 | Texas Instruments Incorporated | Error recovery operations for a hardware accelerator |
US8880668B2 (en) * | 2011-02-28 | 2014-11-04 | Verizon Patent And Licensing Inc. | Method and system for integrating data from multiple sources |
US9600382B2 (en) * | 2012-09-03 | 2017-03-21 | Southeast University | Error recovery circuit oriented to CPU pipeline |
US9417873B2 (en) | 2012-12-28 | 2016-08-16 | Intel Corporation | Apparatus and method for a hybrid latency-throughput processor |
US9361116B2 (en) | 2012-12-28 | 2016-06-07 | Intel Corporation | Apparatus and method for low-latency invocation of accelerators |
US9053025B2 (en) * | 2012-12-28 | 2015-06-09 | Intel Corporation | Apparatus and method for fast failure handling of instructions |
US10140129B2 (en) | 2012-12-28 | 2018-11-27 | Intel Corporation | Processing core having shared front end unit |
US10346195B2 (en) | 2012-12-29 | 2019-07-09 | Intel Corporation | Apparatus and method for invocation of a multi threaded accelerator |
CN113407239B (zh) * | 2021-06-09 | 2023-06-13 | 中山大学 | 一种基于异步单轨的流水线处理器 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4293919A (en) * | 1979-08-13 | 1981-10-06 | International Business Machines Corporation | Level sensitive scan design (LSSD) system |
US4500958A (en) * | 1982-04-21 | 1985-02-19 | Digital Equipment Corporation | Memory controller with data rotation arrangement |
JPS59123058A (ja) * | 1982-12-29 | 1984-07-16 | Fujitsu Ltd | マシンチエツク処理方式 |
US4757445A (en) * | 1983-09-12 | 1988-07-12 | Motorola, Inc. | Method and apparatus for validating prefetched instruction |
US4583222A (en) * | 1983-11-07 | 1986-04-15 | Digital Equipment Corporation | Method and apparatus for self-testing of floating point accelerator processors |
-
1989
- 1989-02-03 US US07/306,828 patent/US4982402A/en not_active Expired - Lifetime
- 1989-09-22 EP EP89309651A patent/EP0380858B1/de not_active Expired - Lifetime
- 1989-09-22 AT AT89309651T patent/ATE113399T1/de not_active IP Right Cessation
- 1989-09-22 DE DE68919069T patent/DE68919069T2/de not_active Expired - Fee Related
- 1989-10-05 JP JP1261243A patent/JPH02232737A/ja active Pending
-
1990
- 1990-04-27 AU AU53945/90A patent/AU628163B2/en not_active Ceased
Also Published As
Publication number | Publication date |
---|---|
EP0380858A2 (de) | 1990-08-08 |
JPH02232737A (ja) | 1990-09-14 |
AU628163B2 (en) | 1992-09-10 |
EP0380858B1 (de) | 1994-10-26 |
ATE113399T1 (de) | 1994-11-15 |
DE68919069T2 (de) | 1995-06-08 |
EP0380858A3 (de) | 1991-08-28 |
US4982402A (en) | 1991-01-01 |
AU5394590A (en) | 1991-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68919069D1 (de) | Verfahren und Gerät zur Fehlererkennung und -korrektur in einem nach dem überlappten Steuerungsverfahren arbeitenden Rechnersystem. | |
DE3669599D1 (de) | Methode und vorrichtung zur fehlerkorrektur in einem rechensystem. | |
US5237700A (en) | Exception handling processor for handling first and second level exceptions with reduced exception latency | |
US20010013118A1 (en) | Method and apparatus for handling asyncronous exceptions in a dynamic translation system | |
DE4434895A1 (de) | Verfahren und Vorrichtung zur Erholung von Ablaufunterbrechungen in einem Computersystem | |
JPS62293441A (ja) | デ−タ出力方式 | |
JPH0147818B2 (de) | ||
JPS6111853A (ja) | 情報処理装置 | |
JPS5922142A (ja) | デ−タ処理装置 | |
JPH04106652A (ja) | 例外処理システム | |
KR0183339B1 (ko) | 범용 컴퓨터 시스템을 이용한 순서 제어 방법 | |
JPS62241034A (ja) | マイクロプログラム制御装置 | |
JPH0314148A (ja) | プログラム破壊検出装置 | |
JP2782471B2 (ja) | データ転送のリトライ制御方式 | |
JPH06324911A (ja) | プログラム実行の中断方法 | |
JPS6125254A (ja) | プログラムのデバツグ方式 | |
JPH0378832A (ja) | デ―タ処理装置 | |
JPS62208136A (ja) | シ−ケンシヤル・コントロ−ル回路試験方式 | |
JPH01171033A (ja) | 演算装置 | |
JPS63193235A (ja) | 条件コ−ド検査方法 | |
JPH03164944A (ja) | マイクロプログラムデバッグ処理装置 | |
JPH03256137A (ja) | 未設定変数検査、認識処理方法および装置 | |
REIFER et al. | Test tools: Are they a cure-all?(reducing cost of testing software systems)[Interim Report] | |
JPH03263134A (ja) | データ処理装置のテスト処理方式 | |
JPH0772874B2 (ja) | 割込み受取り装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |