EP0100540A3 - Circuit arrangement for acquiring a regulation criterion for the adjustment of adaptive equalisers for digital data transmission - Google Patents

Circuit arrangement for acquiring a regulation criterion for the adjustment of adaptive equalisers for digital data transmission Download PDF

Info

Publication number
EP0100540A3
EP0100540A3 EP83107513A EP83107513A EP0100540A3 EP 0100540 A3 EP0100540 A3 EP 0100540A3 EP 83107513 A EP83107513 A EP 83107513A EP 83107513 A EP83107513 A EP 83107513A EP 0100540 A3 EP0100540 A3 EP 0100540A3
Authority
EP
European Patent Office
Prior art keywords
circuit arrangement
acquiring
adjustment
data transmission
digital data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP83107513A
Other languages
German (de)
Other versions
EP0100540B1 (en
EP0100540A2 (en
Inventor
Eugen Dr. Muller
Hans Ing.Grad. Sontheim
Baldur Dipl.-Ing. Stummer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to AT83107513T priority Critical patent/ATE38601T1/en
Publication of EP0100540A2 publication Critical patent/EP0100540A2/en
Publication of EP0100540A3 publication Critical patent/EP0100540A3/en
Application granted granted Critical
Publication of EP0100540B1 publication Critical patent/EP0100540B1/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception

Abstract

1. A circuit arrangement for acquiring the regulating criterion for the adjustment of adaptive equalisers for digital data transmission, comprising a regulatable equaliser (2), characterized in that the circuit arrangement is constructed such that the regulatable equaliser (2) is followed by a threshold decision circuit (3), after which a first integrator (4) is connected which is followed by a difference circuit (5) which is also supplied by a theoretical value generator (6), and which is connected at its output to a second integrator (7) whose output signal forms the control variable for the regulatable equaliser (2), the regulation taking place in such manner that the mean pulse duty factor at the output of the threshold decision circuit is regulated to a predetermined theoretical value.
EP83107513A 1982-08-02 1983-07-29 Circuit arrangement for acquiring a regulation criterion for the adjustment of adaptive equalisers for digital data transmission Expired EP0100540B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT83107513T ATE38601T1 (en) 1982-08-02 1983-07-29 CIRCUIT ARRANGEMENT FOR OBTAINING THE CONTROL CRITERIA FOR SETTING ADAPTIVE EQUALIZERS IN DIGITAL DATA TRANSMISSION.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3228840 1982-08-02
DE19823228840 DE3228840A1 (en) 1982-08-02 1982-08-02 CIRCUIT ARRANGEMENT FOR OBTAINING THE REGULATORY CRITERIA FOR SETTING ADAPTIVE EQUALIZERS FOR DIGITAL DATA TRANSMISSION

Publications (3)

Publication Number Publication Date
EP0100540A2 EP0100540A2 (en) 1984-02-15
EP0100540A3 true EP0100540A3 (en) 1986-02-19
EP0100540B1 EP0100540B1 (en) 1988-11-09

Family

ID=6169940

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83107513A Expired EP0100540B1 (en) 1982-08-02 1983-07-29 Circuit arrangement for acquiring a regulation criterion for the adjustment of adaptive equalisers for digital data transmission

Country Status (3)

Country Link
EP (1) EP0100540B1 (en)
AT (1) ATE38601T1 (en)
DE (2) DE3228840A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE9017847U1 (en) * 1990-02-15 1992-09-24 Ant Nachrichtentechnik Gmbh, 7150 Backnang, De
DE4415298A1 (en) * 1994-04-30 1995-11-02 Thomson Brandt Gmbh Procedure for setting the parameters of an equalizer
DE19743171A1 (en) * 1997-09-30 1999-04-01 Daimler Benz Ag Method for equalizing a received signal

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3185963A (en) * 1960-11-25 1965-05-25 Stelma Inc Synchronizing system having reversible counter means
US3578914A (en) * 1969-04-09 1971-05-18 Lynch Communication Systems Equalizer with automatic line build-out
FR2059287A5 (en) * 1969-08-29 1971-05-28 Fujitsu Ltd
DE3210079A1 (en) * 1981-03-20 1982-10-21 Hitachi, Ltd., Tokyo CHANGEABLE EQUALIZER

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3728649A (en) * 1972-04-24 1973-04-17 Bell Telephone Labor Inc Automatic equalizer for digital cable transmission systems

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3185963A (en) * 1960-11-25 1965-05-25 Stelma Inc Synchronizing system having reversible counter means
US3578914A (en) * 1969-04-09 1971-05-18 Lynch Communication Systems Equalizer with automatic line build-out
FR2059287A5 (en) * 1969-08-29 1971-05-28 Fujitsu Ltd
DE3210079A1 (en) * 1981-03-20 1982-10-21 Hitachi, Ltd., Tokyo CHANGEABLE EQUALIZER

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PROCEEDINGS OF THE NATIONAL TELECOMMUNICATIONS CONFERENCE, Band 3.4, 29. November/3. Dezember 1981, Seiten E1.5.1. - E1.5.6, New Orleans, Louisiana, IEEE New York, US; H. TAKATORI et al.: "A new equalizing scheme for digital subscriber loop" *

Also Published As

Publication number Publication date
EP0100540B1 (en) 1988-11-09
DE3228840A1 (en) 1984-02-02
ATE38601T1 (en) 1988-11-15
EP0100540A2 (en) 1984-02-15
DE3378449D1 (en) 1988-12-15

Similar Documents

Publication Publication Date Title
ES2073728T3 (en) METHOD FOR THE REGULATION OF POWER IN A DIGITAL MOBILE TELEPHONY SYSTEM.
SE7608414L (en) DATA SYSTEM
EP0109045A3 (en) Equalizing arrangement with automatic adaptation to the cable length
EP0566773A3 (en)
EP0311237A3 (en) Digital integrated circuit propagation delay regulator
MY110278A (en) Auxiliary video data slicer
GB1345066A (en)
DE3378449D1 (en) Circuit arrangement for acquiring a regulation criterion for the adjustment of adaptive equalisers for digital data transmission
ES489541A1 (en) Clamping circuit for an adaptive filter
DE3685643D1 (en) CONTROL CIRCUIT FOR ADJUSTING A RUN TIME LINE.
GB1207186A (en) Process control method
EP0121025A3 (en) Current regulating circuit
MY109410A (en) Adaptive equlizer method and apparatus
JPS5715986A (en) Heat-sensitive recording device
DE3263416D1 (en) D.c. motor current control circuit
DE3176270D1 (en) Commutator device for adjusting the output power of microwave apparatuses
JPS57145445A (en) Automatic equalizer
JPS6486220A (en) Feeding-back circuit
EP0106408A3 (en) Circuit arrangement for sound volume control
MY115939A (en) Video tone correction control circuit
JPS57145446A (en) Automatic equalizer
DE69721183D1 (en) Digital signal reproduction
DE3378514D1 (en) Circuit arrangement for baseband transmission with echo compensation
SU1462506A1 (en) Regenerator of ternary digital linear signal
JPS6478591A (en) Mode control method

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): AT CH DE GB IT LI

17P Request for examination filed

Effective date: 19841219

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): AT CH DE GB IT LI

17Q First examination report despatched

Effective date: 19870702

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT CH DE GB IT LI

REF Corresponds to:

Ref document number: 38601

Country of ref document: AT

Date of ref document: 19881115

Kind code of ref document: T

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
REF Corresponds to:

Ref document number: 3378449

Country of ref document: DE

Date of ref document: 19881215

ITF It: translation for a ep patent filed

Owner name: STUDIO JAUMANN

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
ITTA It: last paid annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19960621

Year of fee payment: 14

Ref country code: AT

Payment date: 19960621

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19960917

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19961017

Year of fee payment: 14

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970729

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970729

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970731

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970731

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19970729

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980401