EP0228136A3 - Abstract operation-signalling from a raster scan video controller to a display memory - Google Patents

Abstract operation-signalling from a raster scan video controller to a display memory Download PDF

Info

Publication number
EP0228136A3
EP0228136A3 EP86202317A EP86202317A EP0228136A3 EP 0228136 A3 EP0228136 A3 EP 0228136A3 EP 86202317 A EP86202317 A EP 86202317A EP 86202317 A EP86202317 A EP 86202317A EP 0228136 A3 EP0228136 A3 EP 0228136A3
Authority
EP
European Patent Office
Prior art keywords
signalling
video controller
raster scan
scan video
display memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP86202317A
Other languages
German (de)
French (fr)
Other versions
EP0228136A2 (en
Inventor
Cecil Hertz Kaplinsky
Jan-Kwei Jack Li
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV, Koninklijke Philips Electronics NV filed Critical Philips Gloeilampenfabrieken NV
Publication of EP0228136A2 publication Critical patent/EP0228136A2/en
Publication of EP0228136A3 publication Critical patent/EP0228136A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers

Abstract

A generalized operation-signalling logic for a raster scan video controller whereby the video controller, in accessing the memory of a computer system, can indicate what type of operation is to be performed at each memory address to be accessed. The signalling scheme provides a rich set of functions, logic to generate this signalling and an external PLA-type device which interprets this signalling for a wide variety of memory types.
EP86202317A 1985-12-30 1986-12-18 Abstract operation-signalling from a raster scan video controller to a display memory Withdrawn EP0228136A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US81536285A 1985-12-30 1985-12-30
US815362 1985-12-30

Publications (2)

Publication Number Publication Date
EP0228136A2 EP0228136A2 (en) 1987-07-08
EP0228136A3 true EP0228136A3 (en) 1990-03-21

Family

ID=25217566

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86202317A Withdrawn EP0228136A3 (en) 1985-12-30 1986-12-18 Abstract operation-signalling from a raster scan video controller to a display memory

Country Status (2)

Country Link
EP (1) EP0228136A3 (en)
JP (1) JPS62294284A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3038781B2 (en) * 1989-04-21 2000-05-08 日本電気株式会社 Memory access control circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2338531A1 (en) * 1976-01-19 1977-08-12 Nugraphics Inc LINE-BY-LINE SCAN DISPLAY APPARATUS AND METHOD FOR DYNAMIC OBSERVATION OF IMAGE ELEMENTS STORED IN A MEMORY TABLE WITH SELECTIVE ACCESS
US4237543A (en) * 1977-09-02 1980-12-02 Hitachi, Ltd. Microprocessor controlled display system
EP0121453A1 (en) * 1983-02-25 1984-10-10 TEXAS INSTRUMENTS FRANCE Société dite: System for displaying data on a video screen in graphical mode

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2338531A1 (en) * 1976-01-19 1977-08-12 Nugraphics Inc LINE-BY-LINE SCAN DISPLAY APPARATUS AND METHOD FOR DYNAMIC OBSERVATION OF IMAGE ELEMENTS STORED IN A MEMORY TABLE WITH SELECTIVE ACCESS
US4237543A (en) * 1977-09-02 1980-12-02 Hitachi, Ltd. Microprocessor controlled display system
EP0121453A1 (en) * 1983-02-25 1984-10-10 TEXAS INSTRUMENTS FRANCE Société dite: System for displaying data on a video screen in graphical mode

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 28, no. 5, October 1985, pages 2240-2243, New York, US; "Circuit for updating bit map-memory of a display adapter" *

Also Published As

Publication number Publication date
JPS62294284A (en) 1987-12-21
EP0228136A2 (en) 1987-07-08

Similar Documents

Publication Publication Date Title
EP0149746A3 (en) Display interface apparatus
EP0393722A3 (en) Memory access control circuit for graphic controller
EP0149049A3 (en) Data memory with simultaneous write and read
EP0231574A3 (en) Cache-based computer systems
KR100311982B1 (en) Data processing system and image processing system
MY116707A (en) Coprocessor data access control
EP0162653A3 (en) A bus arrangement for addressing equipment units and a method therefor
ES8308647A1 (en) Direct memory access method for use with a multiplexed data bus.
EP0368655A3 (en) Communication system using a common memory
KR910005174A (en) Dual area memory controller and its control method
KR880003252A (en) Microprocessor
EP0094042A3 (en) Data processing apparatus wherein a system bus is shared by two or more circuits
SE9904271L (en) Display system
WO1986006538A3 (en) Memory control circuit permitting microcomputer system to utilize static and dynamic rams
KR870000638A (en) Display control device
ATE23928T1 (en) WORD PROCESSING SYSTEM.
EP0175398A3 (en) Data processing system comprising a memory access controller which is provided for combining descriptor bits of different descriptors associated with virtual addresses
AU5297286A (en) Controlling access in multi-cache system
EP0228136A3 (en) Abstract operation-signalling from a raster scan video controller to a display memory
DE3471187D1 (en) Computer with automatic switching of peripheral units, and peripheral unit suited for such a switching
JPS5525176A (en) Memory unit control system
CA2067458A1 (en) Method and apparatus for accessing non-volatile memory
EP0363905A3 (en) I/o apparatus for programmable controller
JPS5545169A (en) Memory unit
EP0376253A3 (en) Information processing apparatus with cache memory

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT

17P Request for examination filed

Effective date: 19900919

17Q First examination report despatched

Effective date: 19920703

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19921114

RIN1 Information on inventor provided before grant (corrected)

Inventor name: LI, JAN-KWEI JACK

Inventor name: KAPLINSKY, CECIL HERTZ