EP0544252B1 - Data management system for programming-limited type semiconductor memory and IC memory card having the data management system - Google Patents
Data management system for programming-limited type semiconductor memory and IC memory card having the data management system Download PDFInfo
- Publication number
- EP0544252B1 EP0544252B1 EP92120081A EP92120081A EP0544252B1 EP 0544252 B1 EP0544252 B1 EP 0544252B1 EP 92120081 A EP92120081 A EP 92120081A EP 92120081 A EP92120081 A EP 92120081A EP 0544252 B1 EP0544252 B1 EP 0544252B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- data
- memory
- erasing
- storage areas
- management system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
- G06F3/0688—Non-volatile semiconductor memory arrays
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0616—Improving the reliability of storage systems in relation to life time, e.g. increasing Mean Time Between Failures [MTBF]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0646—Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
- G06F3/0647—Migration mechanisms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0653—Monitoring storage devices or systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/102—External programming circuits, e.g. EPROM programmers; In-circuit programming or reprogramming; EPROM emulators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
- G11C16/3495—Circuits or methods to detect or delay wearout of nonvolatile EPROM or EEPROM memory devices, e.g. by counting numbers of erase or reprogram cycles, by using multiple memory areas serially or cyclically
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0662—Virtualisation aspects
- G06F3/0664—Virtualisation aspects at device level, e.g. emulation of a storage device or system
Definitions
- the present invention relates to a data management system according to the preamble of the claims 1 and 2, and to a memory device having the data management system according to the preamble of claims 10 and 11. Moreover the present invention relates also to a data management method for a memory device according to the preamble of claim 19 and of claim 20.
- EP-A-0 522 780 falls under Article 54(3) EPC and discloses a control method for a computer memory device using a semiconductor memory.
- the number of times that a specific memory block has been subjected to erasing is a given number less than the largest number of times which a memory block has been subjected to erasing, and this specific memory block can be selected for erasing. If with this known storage system the number E(ie) of times that a specific memory block ie is a given value R less than the largest number Q, the memory block ie is selected for erasing. If the result is negative, memory block i is compared with the effective number of sectors. In other words, with this known memory system the memory block having a small number of times that it has been subjected to erasing can be selected, but the selected memory block does not always have the smallest number of times about erasing.
- EP-A-0 398 545 discloses a method and an apparatus for storing data in a non-volatile memory. According to this known method a storage bank immediately after the bank into which the latest data has been written, is erased. Data by the next write process is written into the erased bank. That is, one of the banks is sequentially selected for writing of data.
- this known method and apparatus valid data is not allowed to be present over a plurality of blocks but is allowed to be present in only one block. In other words, this known method and apparatus is directed to the handling of a small amount of data.
- Patent Abstract of Japan, vol. 8, no. 68 (P-264) (1505), 30.03.84 & JP-A-58215794 discloses a non-volatile memory device, according to which one of a plurality of storage blocks is selected for storing data. If the selected storage block has a given number of times that it has been subjected to erasing, another block is selected for storing data. As a result the block having a small number of times about erasing can be selected.
- the memory block having the smallest number of times is selected for data writing.
- this known memory device the averaging of the number of times of each of the memory blocks is not realized and a memory block is subjected to concentrated data writing, whereas another memory block is used if the lifetime of the former memory block ends. Therefore, with this known memory device using a counter for counting how many times each memory block has been erased and a comparator for comparing the counted values with each other is not needed and also not used.
- Programming-limited type semiconductor memories such as EPROMs, EEPROMs and flash memories
- EPROMs Error-only memory
- EEPROMs Error-only memory
- flash memories are very attractive in view of the production cost.
- the number of times that programming of EPROMs and EEPROMs can be performed is limited to approximately 1 x 10 5
- the number of times that programming of flash memories can be performed is limited to approximately 1 x 10 4 .
- defective memory cells may occur.
- the number of times that data can be repeatedly written into magnetic hard disks is approximately 1 x 10 6 . Hence, it is required to increase the number of times that programming of programming-limited type semiconductor memories can be carried out.
- the said object is solved by the features of claim 11 according to a first inventive solution and is also solved by the features of claim 12 according to a further inventive solution.
- defective memory cells may occur when the number of times that programming of a programming-limited type semiconductor memory has been carried out exceeds the allowable number. For example, some defective memory cells may occur when the number of times that programming of a flash memory has been performed exceeds 1 x 10 4 . Particularly, when programming of a flash memory has been performed more than 1 x 10 5 times, the ratio of defective memory cells to all the memory cells abruptly increases.
- the entire memory area is divided into a plurality of memory areas, which are used in rotation in order to prevent a particular memory area from being excessively accessed.
- the term “entire memory area” can be provided by a single memory chip or can be the total of the memory areas of a plurality of chips and that the term “memory areas" can be part of the entire memory area of the single chip or can be provided by a number of chips. According to the present invention, it is possible to lengthen the lifetime of the memory by approximately n times when n chips are used and equally accessed.
- the entire memory area of a programming-limited type semiconductor memory is divided into a plurality of memory areas M.
- a management unit 1 manages, for each of the memory areas M, the number of times that programming of the area M has been performed.
- a control unit 2 receives, for each of the memory areas M, information indicating the number of times that programming of the memory area M has been performed, and selects at least one memory area allowed to be programmed from among the memory areas M. In order to select at least one memory area, the control unit 2 compares the numbers of times respectively managed for the memory areas M with one another, and identifies the memory area having the smallest number of times.
- the entire semiconductor memory can be used no longer even though the second memory area M2 has not been used at all.
- the control unit 2 identifies the memory area (SM) having the smallest number of times that programming has been carried out, and causes data to be written into the memory area SM. It will now be assumed that programming of the first memory area M1 has been performed five times while programming of the second memory area M2 has not been performed. The control unit 2 compares the number of times that programming of the first memory area M1 has been carried out, with the number of times that programming of the second memory area M2 has been carried out. In the case being considered, the number of times related to the second memory area M2 is smaller than the number of times related to the first memory area M1.
- the memory areas can be equally accessed by using the memory areas in rotation so that the memory area having the smallest number of times that programming thereof has been carried out is selected.
- the control unit 2 compares the largest number of times that programming has been performed with the smallest number of times that programming has been performed, and calculates the difference therebetween. Then, the control unit 2 compares the difference with a threshold value (equal to, for example, 100) and determines whether or not the difference is greater than the threshold value. When the result of the above determination is affirmative, the memory area having the smallest number of times that programming thereof has been carried out is selected and used for programming.
- a threshold value equal to, for example, 100
- the present invention is suitable for IC memory cards, such as flash memory cards, for use in, for example, laptop personal computers as shown in Fig. 3.
- IC memory cards such as flash memory cards
- reference number 10 indicates an IC memory card
- reference number 12 indicates the main body of a laptop personal computer in which the IC memory card 10 is loaded.
- Fig. 4 is a diagram of the hardware structure of the laptop personal computer shown in Fig. 3.
- the computer main body 12 includes a CPU 12A
- the IC memory card 10 includes a CPU 12B, memory areas M and a file arrangement memory area FM.
- the memory areas M may be formed by respective memory chips or a single memory chip.
- the file arrangement memory area FM may be formed by a single memory chip. It is also possible to form the file arrangement memory area FM in the same chip as the memory areas M.
- the management unit 1 and the control unit 2 shown in Fig. 1 can be realized by the CPU 12A of the computer main body 12 or the CPU 12B of the IC memory card 10.
- the present invention is not limited to the card type memories, and can be applied to a computer system shown in Fig. 5.
- the computer system shown in Fig. 5 includes a CPU 12B, a ROM, an SRAM and flash memories h.
- the SRAM functions as the file arrangement memory.
- the CPU 12B functions as the management unit 1 and the control unit 2, and controls the flash memories.
- the information showing how many times programming (or erasing) of the memory area has been carried out can be stored in the memory area itself.
- Fig. 6 is a block diagram of a system which employs the above-mentioned continuous data writing process.
- the CPU 12B of the IC memory card 10 comprises a management unit 21 and a control unit 22, which correspond to the management unit 1 and the control unit 2 shown in Fig. 1, respectively.
- the management unit 21 and the control unit 22 are realized by means of software executed by the CPU 12B.
- the control unit 22 comprises a data invalidating unit 23, a data writing unit 24 and a file arrangement unit 25.
- An erasable data indicating flag is assigned to each piece of data, and indicates whether or not each piece of data is erasable.
- the data invalidating unit 23 controls the flag assigned to old data in order to show that the old data is invalid and erasable. It will be noted that in practice invalid and erasable data is not erased at the same time as new data is written.
- the data writing unit 24 writes data into an idle memory area.
- the file arrangement unit 25 manages the memory areas M and the file arrangement area FM.
- the file arrangement unit 25 selects the memory area having more flags indicating the erasable data than the other memory areas. Then, the file arrangement unit 25 transfers valid data stored in the selected memory area M to the file arrangement memory area FM. Thereafter, the file arrangement unit 25 erases all data itself stored in the selected memory area one time.
- the management unit 21 is informed of data related to the above erasing operation, and increments, by 1, the count value indicating the number of times that the programming operation has been performed. Thereafter, the rotating process for the memory areas (or chips) is carried out in accordance with information indicating, for each memory area, the number of times that data stored in the memory area has been erased therefrom.
- the file arrangement unit 25 performs one of first, second and third arrangement processes when the memory area has been filled with data.
- the file arrangement memory area FM is formed, with a storage element other than the programming-limited type memories.
- an SRAM is used to form the file arrangement memory area FM. If a file A is rewritten, new data of the file A is written into a vacant storage area, and the above-mentioned flag is assigned to old data of the file A. At this time, the old data of the file A is not erased.
- the file arrangement unit 25 selects the memory area having the largest number of flags assigned thereto. Then, the file arrangement unit 25 saves valid data stored in the selected memory area in the SRAM serving as the file arrangement memory area FM, and erases all data from the selected memory area. Then, the saved data is written into the original memory area.
- the file arrangement memory area FM a part of the entire memory capacity of the programming-limited semiconductor memory chip (chips), such as a flash memory chip (chips), is used as the file arrangement memory area FM.
- the file arrangement unit 25 selects the memory area having the largest number of flags with values indicating "erasable" assigned thereto. Then, the file arrangement unit 25 saves valid data stored in the selected memory area in the file arrangement memory area FM which is part of the entire memory capacity of the flash memory chip (chips), and erases all data from the selected memory area. Hence, the selected memory area starts to function as the flag arrangement storage area.
- the following rotation of the memory areas (chips) is carried out in order to equally use the memory areas (chips).
- the third arrangement process will be described in detail later.
- Fig. 7 shows the structure of data handled in the embodiment of the present invention.
- the data structure is defined for each block, and includes a plurality of sectors.
- One sector includes a two-byte logical address field, a one-byte attribute management field, a 512-byte data field, and a 7-byte CRC field.
- the data structure has, at the end thereof, a 4-byte number-of-times information field storing information showing how many times programming of the chip or block has been performed. As has been described previously, the number-of-times information is controlled by the management unit 21.
- the attribute management field includes information showing whether or not data in the sector being considered is erasable or showing whether or not the sector being considered is defective.
- the IC memory card 10 shown in Fig. 6 has four flash memory chips #1, #2, #3 and #4, and files A and B exist in the IC memory card 10.
- the CPU 12A (Fig. 6) writes the logical address into the logical address field, and then issues a read or write command. Thereby, consecutive pieces of data equal to one sector (512 bytes) can be transferred.
- the CPU 12B of the IC memory card 10 compares the logical address stored in the logical address field of the write command with the logical addresses of the storage areas provided by the four flash memories. If the logical address stored in the write command is not equal to any of the logical addresses of the storage areas, the data contained in the write command is written into a storage area at the end of the existing file data. For example, the file B is written into a storage area subsequent to the end of the file A, as shown in Fig. 8.
- the data invalidating unit 23 assigns the erasable data indicating flag to data stored in the storage area specified by the logical address in the write command. Then, the data contained in the write command is written into the storage area subsequent to the end of the existing file. At this time, the data stored in the storage area specified by the logical address contained in the write command is not erased. In the case shown in Fig. 8, the file A becomes invalid data, and a file A' (updated version of the file A) is written into the storage area subsequent to the end of the file A under the control of the file writing unit 24.
- the file writing unit 24 executes a verification process for determining whether or not the storage area into which data is to be written is defective. If it is determined that the storage area is defective, a failure flag is written into the attribute management field, and the storage area is inhibited from being used.
- the file arrangement unit 25 executes the file arrangement operation.
- a flash memory chip of a type in which data stored therein is erased all at once, it is necessary to use at least one flash memory chip in order to form the file arrangement memory area FM.
- a flash memory chip of a type in which data can be erased for each block it is necessary to provide a storage area equal to one block.
- the storage capacity of the IC memory card 10 is equal to (the total storage capacity of the IC memory card 10) - (one chip (one block)).
- the file arrangement unit 25 operates as follows. The operation of the file arrangement unit 25 will be described with reference to Fig. 9. In the following operation, the file arrangement memory area corresponds to one chip.
- the file arrangement unit 25 selects the chip having the largest number of flags indicating erasable data (step 100), and writes valid data stored in the selected chip into the file arrangement chip (step 101). Then, the file arrangement unit 25 erases data from the selected chip all at once (step 102).
- the selected chip functions as the file arrangement chip from then on.
- the management unit 21 refers to information indicating the number of times that programming of the chips has been performed, and selects the smallest number of times that programming has been performed and the largest number of times that programming has been performed. In Fig.
- the management unit 21 determines whether or not the difference between the largest number of times and the smallest number of times is greater than a threshold value (step 103).
- step 103 determination determines whether the file arrangement chip has been carried out.
- step 104 data stored in the chip having the smallest number of times that programming has been carried out is copied and written into the file arrangement chip (step 104), and is then erased therefrom (step 105). In this manner, the above chip starts to function as the file arrangement chip.
- the threshold value is 100 (equal to 1% of the allowable number of times that programming (erasing) may be carried out.
Description
Claims (12)
- A data management system (1, 2) for a memory device having a semiconductor memory which includes a plurality of storage areas, characterized in that the data management system comprises:means (1) for counting the number of times that data of each of the storage areas (M) has been erased;control means (2) for comparing the number of times that the respective storage areas (M) have been erased and for selecting a storage areas (M) having been erased the smallest number of times; anderasing means for erasing data stored in the storage area (M) selected by said control means (2).
- A data management system (1, 2) for a memory device having a semiconductor memory which includes a plurality of storage areas (M), characterized in that the data management system comprises:means (1) for counting the number of times that data of each of the storage areas (M) has been erased;control means (2) for calculating a difference between the largest number of times that erasing of any storage area (M) has been carried out and the smallest number of times that erasing of any storage area (M) has been carried out and for selecting the storage area having the smallest number of times that erasing has been carried out when the difference is greater than a threshold value,erasing means for erasing data stored in the storage area (M) selected by said control means.
- The data management system as claimed in claim 1 or 2, characterized in that said control means (2) comprises first means for saving data stored in the selected one of the storage areas into another one of the storage areas and for erasing the data from the selected one of the storage areas before the input data is written into the selected one of the storage areas.
- The data management system as claimed in any of claims 1, 2 or 3, characterized in that said control means (2) comprises second means for saving only valid data stored in the selected one of the storage areas into said another one of the storage areas.
- The data management system as claimed in claim 1 or 2, characterized in that said control means (2) comprises second means for saving data stored in the selected one of the storage areas into one of the storage areas for which erasing has been performed the largest number of times and for erasing the data from the selected one of the storage areas before the input data is written into the selected one of the storage areas.
- The data management system as claimed in any of claims 1 to 5, characterized in that said control means (2) comprises third means for saving only valid data stored in the selected one of the storage areas into said one of the storage areas for which erasing has been performed the largest number of times.
- The data management system as claimed in claim 1 or 2, characterized in that the storage areas (M) are provided by respective semiconductor memory chips.
- The data management system as claimed in claim 1 or 2, characterized in that the storage areas (M) correspond to a plurality of blocks obtained by dividing an entire storage area of a single semiconductor memory chip.
- The data management system as claimed in claim 1, characterized in that control means comprises:invalidating means for invalidating erasable data of said memory areas;selecting means for selecting a storage area which has the largest amount of erasable data; andsaving means for saving valid data stored in the selected storage area into another storage area.
- A memory device including a data management system as claimed in any of claims 1-9.
- A data management method for a memory device having a semiconductor memory which includes a plurality of storage areas (M), characterized in that it comprises the steps of:counting the number of times that erasing has been carried out for each storage area (M);comparing the number of times that the respective storage areas (M) have been erased;selecting a storage area (M) having been erased the smallest number of times; anderasing data stored in the storage area (M) selected in said selecting step.
- A data management method for a memory device having a semiconductor memory which includes a plurality of storage areas (M), characterized in that the data management method comprises the steps of:counting the number of times that erasing has been carried out for each storage area (M);calculating a difference between the largest number of times that erasing of any storage area (M) has been carried out and the smallest number of times that erasing of any storage area (M) has been carried out;selecting the storage area (M) having the smallest number of times that erasing has been carried out for erasing data in the selected storage area (M) when the difference is greater than a threshold value; anderasing data stored in the storage area selected in said selecting step.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP95113545A EP0686976B1 (en) | 1991-11-28 | 1992-11-25 | Data management system for programming-limited type semiconductor memory and IC memory card having the data management system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP31446791A JPH05151097A (en) | 1991-11-28 | 1991-11-28 | Data control system for rewriting frequency limited type memory |
JP314467/91 | 1991-11-28 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95113545A Division EP0686976B1 (en) | 1991-11-28 | 1992-11-25 | Data management system for programming-limited type semiconductor memory and IC memory card having the data management system |
EP95113545.8 Division-Into | 1992-11-25 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0544252A2 EP0544252A2 (en) | 1993-06-02 |
EP0544252A3 EP0544252A3 (en) | 1993-09-08 |
EP0544252B1 true EP0544252B1 (en) | 1998-09-02 |
Family
ID=18053688
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP92120081A Expired - Lifetime EP0544252B1 (en) | 1991-11-28 | 1992-11-25 | Data management system for programming-limited type semiconductor memory and IC memory card having the data management system |
EP95113545A Expired - Lifetime EP0686976B1 (en) | 1991-11-28 | 1992-11-25 | Data management system for programming-limited type semiconductor memory and IC memory card having the data management system |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95113545A Expired - Lifetime EP0686976B1 (en) | 1991-11-28 | 1992-11-25 | Data management system for programming-limited type semiconductor memory and IC memory card having the data management system |
Country Status (4)
Country | Link |
---|---|
US (1) | US5530827A (en) |
EP (2) | EP0544252B1 (en) |
JP (1) | JPH05151097A (en) |
DE (2) | DE69226847T2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6397314B1 (en) | 1995-07-31 | 2002-05-28 | Lexar Media, Inc. | Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices |
US7681057B2 (en) | 2001-09-28 | 2010-03-16 | Lexar Media, Inc. | Power management of non-volatile memory systems |
US7734862B2 (en) | 2000-07-21 | 2010-06-08 | Lexar Media, Inc. | Block management for mass storage |
US8166488B2 (en) | 2002-02-22 | 2012-04-24 | Micron Technology, Inc. | Methods of directly accessing a mass storage data device |
Families Citing this family (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3407317B2 (en) * | 1991-11-28 | 2003-05-19 | 株式会社日立製作所 | Storage device using flash memory |
JP3587204B2 (en) * | 1991-11-28 | 2004-11-10 | 株式会社日立製作所 | Storage device |
JP2610737B2 (en) * | 1991-12-20 | 1997-05-14 | シャープ株式会社 | Recording and playback device |
JPH05233426A (en) * | 1992-02-20 | 1993-09-10 | Fujitsu Ltd | Flash memory using method |
JPH0750558B2 (en) * | 1992-09-22 | 1995-05-31 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Batch erasable non-volatile memory |
US5485595A (en) * | 1993-03-26 | 1996-01-16 | Cirrus Logic, Inc. | Flash memory mass storage architecture incorporating wear leveling technique without using cam cells |
JPH07219720A (en) * | 1993-10-01 | 1995-08-18 | Hitachi Maxell Ltd | Semiconductor memory device and its control method |
JP3215237B2 (en) * | 1993-10-01 | 2001-10-02 | 富士通株式会社 | Storage device and method for writing / erasing storage device |
JPH07153285A (en) * | 1993-11-29 | 1995-06-16 | Sansei Denshi Japan Kk | Control method for non-volatile flash memory and its device |
US6750908B1 (en) | 1994-02-03 | 2004-06-15 | Canon Kabushiki Kaisha | Image processing apparatus using recording medium which needs data erasing processing before recording of data |
EP1168815B1 (en) * | 1994-02-23 | 2006-11-15 | Canon Kabushiki Kaisha | Data processing apparatus using recording medium which needs data erasing processing before recording of data |
JP3784844B2 (en) * | 1994-03-30 | 2006-06-14 | 沖電気工業株式会社 | Semiconductor memory device |
JPH0896588A (en) * | 1994-09-28 | 1996-04-12 | Nec Corp | Semiconductor storage device |
US6978342B1 (en) | 1995-07-31 | 2005-12-20 | Lexar Media, Inc. | Moving sectors within a block of information in a flash memory mass storage architecture |
US8171203B2 (en) | 1995-07-31 | 2012-05-01 | Micron Technology, Inc. | Faster write operations to nonvolatile memory using FSInfo sector manipulation |
US5838614A (en) * | 1995-07-31 | 1998-11-17 | Lexar Microsystems, Inc. | Identification and verification of a sector within a block of mass storage flash memory |
US6728851B1 (en) | 1995-07-31 | 2004-04-27 | Lexar Media, Inc. | Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices |
US6801979B1 (en) | 1995-07-31 | 2004-10-05 | Lexar Media, Inc. | Method and apparatus for memory control circuit |
US6757800B1 (en) | 1995-07-31 | 2004-06-29 | Lexar Media, Inc. | Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices |
US5907856A (en) * | 1995-07-31 | 1999-05-25 | Lexar Media, Inc. | Moving sectors within a block of information in a flash memory mass storage architecture |
US5930815A (en) * | 1995-07-31 | 1999-07-27 | Lexar Media, Inc. | Moving sequential sectors within a block of information in a flash memory mass storage architecture |
US5845313A (en) | 1995-07-31 | 1998-12-01 | Lexar | Direct logical block addressing flash memory mass storage architecture |
US6125435A (en) * | 1995-09-13 | 2000-09-26 | Lexar Media, Inc. | Alignment of cluster address to block addresses within a semiconductor non-volatile mass storage memory |
US5835935A (en) * | 1995-09-13 | 1998-11-10 | Lexar Media, Inc. | Method of and architecture for controlling system data with automatic wear leveling in a semiconductor non-volatile mass storage memory |
GB2291991A (en) * | 1995-09-27 | 1996-02-07 | Memory Corp Plc | Disk drive emulation with a block-erasable memory |
FR2742893B1 (en) * | 1995-12-20 | 1998-01-16 | Schlumberger Ind Sa | METHOD FOR RECORDING A DATA IN A REWRITE MEMORY |
JP2848300B2 (en) * | 1995-12-27 | 1999-01-20 | 日本電気株式会社 | Nonvolatile semiconductor memory device |
US5956473A (en) * | 1996-11-25 | 1999-09-21 | Macronix International Co., Ltd. | Method and system for managing a flash memory mass storage system |
US5928370A (en) * | 1997-02-05 | 1999-07-27 | Lexar Media, Inc. | Method and apparatus for verifying erasure of memory blocks within a non-volatile memory structure |
US6034897A (en) * | 1999-04-01 | 2000-03-07 | Lexar Media, Inc. | Space management for managing high capacity nonvolatile memory |
US6122195A (en) * | 1997-03-31 | 2000-09-19 | Lexar Media, Inc. | Method and apparatus for decreasing block write operation times performed on nonvolatile memory |
US6411546B1 (en) | 1997-03-31 | 2002-06-25 | Lexar Media, Inc. | Nonvolatile memory using flexible erasing methods and method and system for using same |
US5930826A (en) * | 1997-04-07 | 1999-07-27 | Aplus Integrated Circuits, Inc. | Flash memory protection attribute status bits held in a flash memory array |
DE19718479C1 (en) * | 1997-04-30 | 1998-09-24 | Siemens Ag | Chip card with memory access maximization and protocol |
US6076137A (en) * | 1997-12-11 | 2000-06-13 | Lexar Media, Inc. | Method and apparatus for storing location identification information within non-volatile memory devices |
GB9801373D0 (en) | 1998-01-22 | 1998-03-18 | Memory Corp Plc | Memory system |
AU1729100A (en) | 1998-11-17 | 2000-06-05 | Lexar Media, Inc. | Method and apparatus for memory control circuit |
FR2787601A1 (en) * | 1998-12-22 | 2000-06-23 | Gemplus Card Int | Memory system with anti-wear memory management and method of managing an anti-wear memory so as to increase duration life of memory |
US6141249A (en) * | 1999-04-01 | 2000-10-31 | Lexar Media, Inc. | Organization of blocks within a nonvolatile memory unit to effectively decrease sector write operation time |
DE60030876T2 (en) | 1999-04-01 | 2007-05-03 | Lexar Media, Inc., Fremont | Scope management of a high-capacity non-volatile memory |
US6426893B1 (en) | 2000-02-17 | 2002-07-30 | Sandisk Corporation | Flash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks |
US6567307B1 (en) | 2000-07-21 | 2003-05-20 | Lexar Media, Inc. | Block management for mass storage |
JP2002351685A (en) * | 2001-05-22 | 2002-12-06 | Sankyo Seiki Mfg Co Ltd | Data updating method and controller for nonvolatile memory |
GB0123410D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Memory system for data storage and retrieval |
GB0123415D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Method of writing data to non-volatile memory |
GB0123412D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Memory system sectors |
GB0123416D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Non-volatile memory control |
US20030204857A1 (en) * | 2002-04-29 | 2003-10-30 | Dinwiddie Aaron Hal | Pre-power -failure storage of television parameters in nonvolatile memory |
US7321959B2 (en) * | 2002-10-02 | 2008-01-22 | Matsushita Electric Industrial Co., Ltd. | Control method of a non-volatile memory apparatus |
WO2004040586A1 (en) * | 2002-10-28 | 2004-05-13 | Sandisk Corporation | Automated wear leveling in non-volatile storage systems |
EP1713085A1 (en) * | 2002-10-28 | 2006-10-18 | SanDisk Corporation | Automated wear leveling in non-volatile storage systems |
DE10315189B4 (en) * | 2003-04-03 | 2016-09-15 | Robert Bosch Gmbh | Method for determining the number of deletions performed by a memory block of a memory device |
JP4327503B2 (en) * | 2003-05-28 | 2009-09-09 | 富士通株式会社 | Hard disk control method and control device |
US20050041453A1 (en) * | 2003-08-22 | 2005-02-24 | Brazis Paul W. | Method and apparatus for reading and writing to solid-state memory |
US7480760B2 (en) * | 2003-12-17 | 2009-01-20 | Wegener Communications, Inc. | Rotational use of memory to minimize write cycles |
US7725628B1 (en) | 2004-04-20 | 2010-05-25 | Lexar Media, Inc. | Direct secondary device interface by a host |
US7370166B1 (en) | 2004-04-30 | 2008-05-06 | Lexar Media, Inc. | Secure portable storage device |
DE102004037785A1 (en) * | 2004-08-03 | 2006-03-16 | Endress + Hauser Gmbh + Co. Kg | Field device for automation technology |
US7594063B1 (en) | 2004-08-27 | 2009-09-22 | Lexar Media, Inc. | Storage capacity status |
US7464306B1 (en) | 2004-08-27 | 2008-12-09 | Lexar Media, Inc. | Status of overall health of nonvolatile memory |
JP2007280443A (en) * | 2006-04-03 | 2007-10-25 | Fuji Xerox Co Ltd | Data processor and data processing method, and program |
JP4804218B2 (en) | 2006-05-11 | 2011-11-02 | 株式会社日立製作所 | Computer system for managing the number of writes to a storage medium and control method therefor |
JP2008015769A (en) | 2006-07-05 | 2008-01-24 | Hitachi Ltd | Storage system and writing distribution method |
US20080140918A1 (en) * | 2006-12-11 | 2008-06-12 | Pantas Sutardja | Hybrid non-volatile solid state memory system |
US9153337B2 (en) | 2006-12-11 | 2015-10-06 | Marvell World Trade Ltd. | Fatigue management system and method for hybrid nonvolatile solid state memory system |
US7515500B2 (en) * | 2006-12-20 | 2009-04-07 | Nokia Corporation | Memory device performance enhancement through pre-erase mechanism |
TWI368224B (en) * | 2007-03-19 | 2012-07-11 | A Data Technology Co Ltd | Wear-leveling management and file distribution management of hybrid density memory |
US9406388B2 (en) * | 2007-05-10 | 2016-08-02 | Micron Technology, Inc. | Memory area protection system and methods |
EP2301036B1 (en) | 2008-06-17 | 2013-12-25 | Nxp B.V. | Method of and system for controlling the programming of memory devices |
JP5192352B2 (en) * | 2008-10-30 | 2013-05-08 | 株式会社日立製作所 | Storage device and data storage area management method |
JP2011198409A (en) * | 2010-03-19 | 2011-10-06 | Toshiba Information Systems (Japan) Corp | Nonvolatile memory |
FR2959586B1 (en) | 2010-04-30 | 2012-06-22 | Proton World Int Nv | METHOD OF WRITING AND READING IN AN ATOMICITY MEMORY |
JP5722685B2 (en) * | 2011-04-12 | 2015-05-27 | 株式会社日立製作所 | Method for controlling semiconductor device and nonvolatile memory device |
JP5569469B2 (en) * | 2011-05-25 | 2014-08-13 | 株式会社デンソー | Electronics |
JP5787095B2 (en) * | 2012-03-01 | 2015-09-30 | 株式会社デンソー | Method for storing data in non-volatile memory |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58215794A (en) * | 1982-06-08 | 1983-12-15 | Toshiba Corp | Non-volatile memory device |
JPS59162695A (en) * | 1983-03-07 | 1984-09-13 | Nec Corp | Storage device |
JPS618798A (en) * | 1984-06-21 | 1986-01-16 | Nec Corp | Nonvolatile storage device |
US4758988A (en) * | 1985-12-12 | 1988-07-19 | Motorola, Inc. | Dual array EEPROM for high endurance capability |
JP2685173B2 (en) * | 1986-05-31 | 1997-12-03 | キヤノン株式会社 | Memory write control method |
EP0618535B1 (en) * | 1989-04-13 | 1999-08-25 | SanDisk Corporation | EEPROM card with defective cell substitution and cache memory |
EP0398545A1 (en) * | 1989-05-19 | 1990-11-22 | Delco Electronics Corporation | Method and apparatus for storing data in a non-volatile memory |
US5148481A (en) * | 1989-10-06 | 1992-09-15 | International Business Machines Corporation | Transaction system security method and apparatus |
US5206944A (en) * | 1990-06-07 | 1993-04-27 | The United States Of America As Represented By The Secretary Of The Air Force | High speed analog to digital converter board for an IBM PC/AT |
US5303198A (en) * | 1990-09-28 | 1994-04-12 | Fuji Photo Film Co., Ltd. | Method of recording data in memory card having EEPROM and memory card system using the same |
DE69133092T2 (en) * | 1990-12-25 | 2003-01-02 | Fuji Photo Film Co Ltd | Memory card with EEPROM |
GB2251324B (en) * | 1990-12-31 | 1995-05-10 | Intel Corp | File structure for a non-volatile semiconductor memory |
GB2251323B (en) * | 1990-12-31 | 1994-10-12 | Intel Corp | Disk emulation for a non-volatile semiconductor memory |
US5249158A (en) * | 1991-02-11 | 1993-09-28 | Intel Corporation | Flash memory blocking architecture |
US5295255A (en) * | 1991-02-22 | 1994-03-15 | Electronic Professional Services, Inc. | Method and apparatus for programming a solid state processor with overleaved array memory modules |
JP2582487B2 (en) * | 1991-07-12 | 1997-02-19 | インターナショナル・ビジネス・マシーンズ・コーポレイション | External storage system using semiconductor memory and control method thereof |
-
1991
- 1991-11-28 JP JP31446791A patent/JPH05151097A/en active Pending
-
1992
- 1992-11-24 US US07/980,089 patent/US5530827A/en not_active Expired - Lifetime
- 1992-11-25 EP EP92120081A patent/EP0544252B1/en not_active Expired - Lifetime
- 1992-11-25 DE DE69226847T patent/DE69226847T2/en not_active Expired - Lifetime
- 1992-11-25 DE DE69233228T patent/DE69233228T2/en not_active Expired - Lifetime
- 1992-11-25 EP EP95113545A patent/EP0686976B1/en not_active Expired - Lifetime
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6397314B1 (en) | 1995-07-31 | 2002-05-28 | Lexar Media, Inc. | Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices |
US7734862B2 (en) | 2000-07-21 | 2010-06-08 | Lexar Media, Inc. | Block management for mass storage |
US8019932B2 (en) | 2000-07-21 | 2011-09-13 | Micron Technology, Inc. | Block management for mass storage |
US8250294B2 (en) | 2000-07-21 | 2012-08-21 | Micron Technology, Inc. | Block management for mass storage |
US7681057B2 (en) | 2001-09-28 | 2010-03-16 | Lexar Media, Inc. | Power management of non-volatile memory systems |
US8166488B2 (en) | 2002-02-22 | 2012-04-24 | Micron Technology, Inc. | Methods of directly accessing a mass storage data device |
US9213606B2 (en) | 2002-02-22 | 2015-12-15 | Micron Technology, Inc. | Image rescue |
Also Published As
Publication number | Publication date |
---|---|
EP0686976A2 (en) | 1995-12-13 |
US5530827A (en) | 1996-06-25 |
DE69233228T2 (en) | 2004-07-01 |
JPH05151097A (en) | 1993-06-18 |
EP0686976A3 (en) | 1996-11-27 |
DE69226847D1 (en) | 1998-10-08 |
DE69226847T2 (en) | 1999-01-14 |
EP0686976B1 (en) | 2003-10-08 |
DE69233228D1 (en) | 2003-11-13 |
EP0544252A3 (en) | 1993-09-08 |
EP0544252A2 (en) | 1993-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0544252B1 (en) | Data management system for programming-limited type semiconductor memory and IC memory card having the data management system | |
JP3485938B2 (en) | Nonvolatile semiconductor memory device | |
US6839823B1 (en) | Increased reliability of data stored on flash memory in applications sensitive to power-loss | |
US5832493A (en) | Flash file management system | |
US5966720A (en) | Flash memory accessed using only the logical address | |
US7188210B2 (en) | Method of writing, erasing, and controlling memory for memory device | |
US6134151A (en) | Space management for managing high capacity nonvolatile memory | |
US6262918B1 (en) | Space management for managing high capacity nonvolatile memory | |
US6381176B1 (en) | Method of driving remapping in flash memory and flash memory architecture suitable therefor | |
US8171203B2 (en) | Faster write operations to nonvolatile memory using FSInfo sector manipulation | |
US7480760B2 (en) | Rotational use of memory to minimize write cycles | |
US6865658B2 (en) | Nonvolatile data management system using data segments and link information | |
US5937434A (en) | Method of managing a symmetrically blocked nonvolatile memory having a bifurcated storage architecture | |
US5379262A (en) | Nonvolatile semiconductor memory device | |
US20010042158A1 (en) | Method of performing reliable updates in a symmetrically blocked nonvolatile memory having a bifurcated storage architecture | |
US6839798B1 (en) | Flash memory capable of storing frequently rewritten data | |
US5907854A (en) | Flash memory file system for writing data files without rewriting an entire volume | |
EP0708450B1 (en) | A semiconductor disk device with a constant data-writing time period | |
US7849279B2 (en) | Method for the secure updating data areas in non volatile memory, device to perform such a method | |
CN100392765C (en) | Secure writing of data | |
JP2002244935A (en) | Storage managing device and storage managing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19940224 |
|
17Q | First examination report despatched |
Effective date: 19960816 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
DX | Miscellaneous (deleted) | ||
REF | Corresponds to: |
Ref document number: 69226847 Country of ref document: DE Date of ref document: 19981008 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20101123 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20101117 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20101124 Year of fee payment: 19 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20111125 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20120731 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69226847 Country of ref document: DE Effective date: 20120601 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20111125 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20111130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120601 |