US20010003507A1 - Nonvolatile semiconductor memory device - Google Patents
Nonvolatile semiconductor memory device Download PDFInfo
- Publication number
- US20010003507A1 US20010003507A1 US09/731,005 US73100500A US2001003507A1 US 20010003507 A1 US20010003507 A1 US 20010003507A1 US 73100500 A US73100500 A US 73100500A US 2001003507 A1 US2001003507 A1 US 2001003507A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- gate
- voltage
- cell transistor
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
- G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
Definitions
- the present invention generally relates to a nonvolatile semiconductor memory device, and more particularly relates to an electrically erasable and programmable read only memory (EEPROM).
- EEPROM electrically erasable and programmable read only memory
- a flash EEPROM flash memory
- flash memory which can erase data at a time on a block-by-block basis
- An n-channel memory cell transistor including control gate (CG), floating gate (FG), drain and source, for example, is used for the flash memory.
- CG control gate
- FG floating gate
- drain and source for example.
- MCT memory cell transistor
- a program cycle electrons are stored on the floating gate by a hot electron injection mechanism, and the memory cell transistor (which will be herein called MCT) has a relatively high threshold voltage.
- MCT memory cell transistor
- the MCT that has stored data “ 1 ” thereon in this manner is herein defined as being in “OFF state”.
- an erase cycle electrons are removed from the floating gate, and the MCT has a relatively low threshold voltage.
- the MCT that has stored data “ 0 ” thereon in this way is herein defined as being in “ON state”.
- a predetermined gate voltage is applied between the control gate and source while the drain and source are supplied with positive low potential and ground potential, respectively.
- a differential sensing flash memory that can perform a high-speed read operation is also known.
- This flash memory includes a dummy cell transistor (which will be herein called DCT) and a differential sense amplifier to read data from an MCT thereof.
- the DCT has the same construction as the MCT and is turned ON beforehand.
- the drains of the MCT and DCT are connected to the differential sense amplifier via a bit line and a reference line, respectively.
- the drain current of the DCT is adjusted to half of the drain current of the MCT in the ON state.
- the differential sense amplifier compares a bit line voltage with a reference voltage, thereby sensing the state of the MCT.
- the bit line and reference voltages are variable with the drain currents of the MCT and DCT, respectively.
- the DCT is replaced by a single-gate NMOS transistor, in which no hot electrons can be injected into the floating gate, according to the technique disclosed in Japanese Laid-Open Publication 9-320283.
- the gate voltage applied to the gate of the NMOS transistor i.e., reference transistor
- the gate voltage applied to the gate of the NMOS transistor is obtained by dividing a voltage with magnitude approximately equal to that of the gate voltage applied to the control gate of the MCT using capacitive divider.
- the drain current of an ACT including control gate and floating gate, and the drain current of a single-gate NMOS transistor show mutually different temperature dependence. Also, even if fabricating process conditions have changed in the same way the drain current characteristics of these transistors change differently in response to the variation. Therefore, according to the technique disclosed in the above-identified publication, it is impossible to change the reference voltage of the NMOS transistor as a reference transistor in accordance with the actual temperature dependence of the MCT and the variation in drain current characteristic of the MCT resulting from the variation of process conditions.
- the present invention provides a nonvolatile semiconductor memory device that is so constructed as to read data stored on a memory cell transistor with a floating gate by a differential sensing method.
- the device of the invention is characterized by generating a gate voltage for a reference transistor in accordance with the drain current characteristic of a dummy cell transistor.
- the inventive device is provided with a gate voltage generator including: a dummy cell transistor that has the same construction as the memory cell transistor; a current mirror for creating a current proportional to a drain current of the dummy cell transistor; and transistor means for generating a gate voltage for the reference transistor in accordance with the current created by the current mirror.
- FIG. 1 is a circuit diagram illustrating an exemplary configuration for a nonvolatile semiconductor memory device according to the present invention.
- FIG. 2 is a cross-sectional view illustrating an exemplary structure for the memory cell transistor (MCT) shown in FIG. 1.
- FIG. 3 is a cross-sectional view illustrating another exemplary structure for the MCT shown in FIG. 1.
- FIG. 4 is a circuit diagram illustrating an exemplary internal configuration for the voltage hold circuit shown in FIG. 1.
- FIG. 5 is a circuit diagram illustrating another exemplary internal configuration for the voltage hold circuit shown in FIG. 1.
- FIG. 6 is a circuit diagram illustrating another exemplary configuration for the memory device of the present invention.
- FIG. 7 is a circuit diagram illustrating still another exemplary configuration for the memory device of the present invention.
- FIG. 8 is a circuit diagram illustrating yet another exemplary configuration for the memory device of the present invention.
- FIG. 1 illustrates an exemplary configuration for a flash memory according to the present invention, more specifically, a read circuit for a memory cell transistor (MCT) 10 in a memory array. Circuits for programming and erasing are not shown in the drawings.
- MCT memory cell transistor
- FIG. 2 illustrates an exemplary structure for the MCT 10 shown in FIG. 1.
- the MCT shown in FIG. 2 is an n-channel transistor with a stacked structure.
- the MCT 10 includes: p-type substrate 51 ; n-type doped regions 52 and 53 ; tunnel insulating film 54 ; polysilicon films 55 and 57 ; and interlevel dielectric film 56 .
- the n-type doped regions 52 and 53 serve as source (S) and drain (D), respectively.
- the polysilicon films 55 and 57 function as floating gate (FG) and control gate (CG), respectively.
- the MCT 10 shown in FIG. 1 may have a split structure as shown in FIG. 3.
- Vcg 1 denotes a gate voltage (word line voltage) applied to the control gate of the MCT 10 in a read cycle.
- the bit line 11 is connected to the non-inverting input terminal of a differential sense amplifier 30 via a column switch 12 .
- Ym denotes a control signal for turning the column switch 12 ON where the MCT 10 has been selected.
- the non-inverting input terminal of the differential sense amplifier 30 is connected to a power supply Vcc through a first load transistor 13 .
- Imem denotes a memory cell current determined by data stored on the MCT 10
- Vmem denotes a bit line voltage determined by the memory cell current Imem.
- a single-gate NMOS transistor is used as a reference transistor 20 .
- the drain and source of the reference transistor 20 are connected to a reference line 21 and ground vss, respectively.
- vrg 2 denotes a gate voltage applied to the gate of the reference transistor 20 .
- the reference line 21 is connected to the inverting input terminal of the differential sense amplifier 30 via a reference switch 22 .
- Yr denotes a signal for controlling the ON/OFF states of the reference switch 22 .
- the inverting input terminal of the differential sense amplifier 30 is connected to the power supply Vcc via a second load transistor 23 .
- Iref denotes a reference current flowing through the drain of the reference transistor 20 upon the application of the gate voltage Vrg 2 .
- Vref denotes a reference voltage determined by the reference current Iref.
- the differential sense amplifier 30 compares the bit line voltage Vmem with the reference voltage Vref to sense the state of the MCT 10 and then supplies a signal So representing the
- the gate voltage Vrg 2 of the reference transistor 20 is generated by a gate voltage generator 40 based on a voltage Vcg 2 with magnitude approximately equal to the gate voltage vcg 1 applied to the control gate of the MCT 10 .
- the gate voltage generator 40 shown in FIG. 1 includes: dummy cell transistor (DCT) 50 ; current mirror 60 ; single-gate NMOS transistor 70 ; and voltage hold circuit 80 .
- the DCT 50 which has the same structure as the MCT 10 , is so constructed as to turn ON by having electrons removed from its floating gate upon exposure to a UV ray, for example.
- the DCT 50 receives the voltage Vcg 2 at the control gate.
- the drain and source of the DCT 50 are connected to an input branch of the current mirror 60 and ground Vss, respectively.
- the current mirror 60 is made up of two PMOS transistors 61 and 62 so as to create a current proportional to a drain current Ion of the DCT 50 .
- the single-gate NMOS transistor 70 includes: gate and drain, each of which is shortcircuited to an output branch of the current mirror 60 so as to generate a voltage Vrg 1 based on the current created by the current mirror 60 ; and source connected to the ground Vss.
- the voltage hold circuit 80 holds the voltage Vrg 1 generated by the NMOS transistor 70 in response to a voltage signal vcnt and supplies the gate voltage Vrg 2 to the reference transistor 20 .
- the reference current Iref is adjusted to a value substantially equal to (Ion+Ioff)/2.
- Ion and Ioff denote a memory cell current Imem where the MCT 10 is in the ON state and a memory cell current Imem where the MCT 10 is in the OFF state, respectively.
- This adjustment is realized by controlling the mirror ratio of the current mirror 60 , for example.
- the reference voltage Vref is regulated to a value substantially equal to (Von+Voff)/2.
- Von and Voff denote a bit line voltage Vmem where the MCT 10 is in the ON state and a bit line voltage Vmem where the MCT 10 is in the OFF state, respectively.
- the reference voltage Vref may be adjusted to (Von+Voff)/2 by making the size of the second load transistor 23 smaller than that of the first load transistor 13 .
- FIG. 4 illustrates an exemplary internal configuration for the voltage hold circuit 80 shown in FIG. 1.
- the voltage hold circuit 80 of FIG. 4 is made up of: operational amplifier 81 ; depletion-mode PMOS transistor 82 ; clamping diode 83 ; resistors 84 and 85 ; and capacitor 86 .
- the voltage hold circuit 80 can hold a given voltage Vrg 1 in the capacitor 86 in response to a voltage signal Vcnt and can supply a gate voltage Vrg 2 for the reference transistor 20 . Therefore, the gate voltage vcg 2 for the DCT 50 may have a pulsed waveform.
- the capacitor 86 may be made to hold a voltage.
- the voltage held on the capacitor 86 may be updated every succeeding read cycle.
- the flash memory of FIG. 1 is constructed to generate a gate voltage Vrg 2 for the reference transistor 20 in accordance with the drain current characteristic of the DCT 50 that has the same construction as the MCT 10 . Therefore, even if temperature or fabricating process conditions have changed, accurate and high-speed read operation is ensured.
- the voltage hold circuit 80 may be omitted and the gate of the NMOS transistor 70 may be connected directly to that of the reference transistor 20 .
- FIG. 5 illustrates another exemplary internal configuration for the voltage hold circuit 80 shown in FIG. 1.
- the voltage hold circuit 80 of FIG. 5 includes: analog-to-digital converter (ADC) 87 ; nonvolatile memory 88 ; and digital-to-analog converter (DAC) 89 .
- ADC analog-to-digital converter
- nonvolatile memory 88 samples a given voltage Vrg 1 in response to a voltage signal Vcnt and then converts the voltage Vrg 1 into a digital value.
- the nonvolatile memory 88 stores the digital value obtained by the conversion thereon. Part of the memory array of the inventive flash memory may be used as the memory 88 .
- the DAC 89 converts the digital value stored on the memory 88 to an analog voltage and then supplies the analog voltage obtained by this conversion as a gate voltage vrg 2 for the reference transistor 20 .
- a gate voltage vrg 2 for the reference transistor 20 .
- an optimum digital value corresponding to an optimum reference voltage Vref for reading, may be found and stored on the memory 88 in a chip testing process for the flash memory, for example.
- an optimum reference voltage Vref can be generated for each chip with good reproducibility.
- FIG. 6 illustrates another exemplary configuration for the flash memory of the present invention.
- the single-gate reference transistor 20 shown in FIG. 1 is replaced by a reference transistor 25 that has the same structure as the MCT 10 .
- the reference transistor 25 includes shortcircuited control and floating gates for eliminating the RDD phenomenon.
- the configuration of FIG. 6 is favorable because the characteristics of the MCT 10 and reference transistor 25 can be matched easily.
- FIG. 7 illustrates still another exemplary configuration for the flash memory of the present invention.
- the DCT 50 shown in FIG. 1 is replaced by a DCT 55 which is provided with an electrode for receiving an arbitrary voltage vfg at its floating gate.
- the floating gate of the DCT 55 shown in FIG. 7 can receive a voltage with magnitude approximately equal to the voltage at the floating gate of an MCT 10 , for example, via the electrode.
- the voltage at the floating gate of the MCT 10 is determined by a coupling capacitance formed between the control and floating gates of the MCT 10 and another coupling capacitance formed between the floating gate of the MCT 10 and the substrate when a gate voltage Vcg 1 is applied to the control gate of the MCT 10 in a read cycle (see FIGS. 2 and 3).
- the DCT 55 shown in FIG. 7 does not have to be supplied with a gate voltage Vcg 2 at its control gate.
- the configuration of FIG. 7 is favorable because it can eliminate the RDD phenomenon, for instance, from the DCT 55 .
- FIG. 8 illustrates yet another exemplary configuration for the memory device of the present invention.
- the single-gate reference transistor 20 shown in FIG. 7 is replaced by a reference transistor 25 that has the same structure as an MCT 10 .
- the reference transistor 25 includes shortcircuited control and floating gates for eliminating the RDD phenomenon.
- the configuration of FIG. 8 is favorable because the characteristics of the MCT 10 and reference transistor 25 can be matched easily.
- the voltage hold circuit 80 shown in FIG. 6, 7 or 8 may have the configuration shown in FIG. 4 or 5 .
- the gate of the NMOS transistor 70 may be connected directly to that of the reference transistor 25 by omitting the voltage hold circuit 80 therebetween. If precharge circuits are provided for the bit and reference lines 11 and 21 , the first and second load transistors 13 and 23 may also be omitted.
- each of the configurations shown in FIGS. 1, 6, 7 and 8 is applicable to the generation of reference voltages Vref for program verifying and erase verifying.
- the configurations shown in FIGS. 7 and 8 are particularly suitable for this specific application because the voltage Vfg at the floating gate of the DCT 55 can be controlled arbitrarily.
- the nonvolatile memory 88 may store digital values not only for reading but also for program verifying and erase verifying.
Abstract
Description
- The present invention generally relates to a nonvolatile semiconductor memory device, and more particularly relates to an electrically erasable and programmable read only memory (EEPROM).
- A flash EEPROM (flash memory), which can erase data at a time on a block-by-block basis, is known in the art. An n-channel memory cell transistor, including control gate (CG), floating gate (FG), drain and source, for example, is used for the flash memory. In a program cycle, electrons are stored on the floating gate by a hot electron injection mechanism, and the memory cell transistor (which will be herein called MCT) has a relatively high threshold voltage. The MCT that has stored data “1” thereon in this manner is herein defined as being in “OFF state”. In an erase cycle, electrons are removed from the floating gate, and the MCT has a relatively low threshold voltage. The MCT that has stored data “0” thereon in this way is herein defined as being in “ON state”. In a read cycle, a predetermined gate voltage is applied between the control gate and source while the drain and source are supplied with positive low potential and ground potential, respectively.
- A differential sensing flash memory that can perform a high-speed read operation is also known. This flash memory includes a dummy cell transistor (which will be herein called DCT) and a differential sense amplifier to read data from an MCT thereof. The DCT has the same construction as the MCT and is turned ON beforehand. The drains of the MCT and DCT are connected to the differential sense amplifier via a bit line and a reference line, respectively. In a read cycle, the drain current of the DCT is adjusted to half of the drain current of the MCT in the ON state. The differential sense amplifier compares a bit line voltage with a reference voltage, thereby sensing the state of the MCT. The bit line and reference voltages are variable with the drain currents of the MCT and DCT, respectively.
- This construction, however, causes a phenomenon called “RDD (read drain disturb)”. Specifically, as the read cycle operations are repeatedly performed, some hot electrons are adversely injected into the floating gate of the DCT. As a result, the threshold voltage of the DCT rises and its drain current decreases.
- To solve this problem, the DCT is replaced by a single-gate NMOS transistor, in which no hot electrons can be injected into the floating gate, according to the technique disclosed in Japanese Laid-Open Publication 9-320283. The gate voltage applied to the gate of the NMOS transistor (i.e., reference transistor) is obtained by dividing a voltage with magnitude approximately equal to that of the gate voltage applied to the control gate of the MCT using capacitive divider.
- The drain current of an ACT, including control gate and floating gate, and the drain current of a single-gate NMOS transistor show mutually different temperature dependence. Also, even if fabricating process conditions have changed in the same way the drain current characteristics of these transistors change differently in response to the variation. Therefore, according to the technique disclosed in the above-identified publication, it is impossible to change the reference voltage of the NMOS transistor as a reference transistor in accordance with the actual temperature dependence of the MCT and the variation in drain current characteristic of the MCT resulting from the variation of process conditions.
- It is therefore an object of the present invention to provide a nonvolatile semiconductor memory device that ensures accurate and high-speed read operation even if temperature or fabricating process conditions have changed.
- To achieve this object, the present invention provides a nonvolatile semiconductor memory device that is so constructed as to read data stored on a memory cell transistor with a floating gate by a differential sensing method. The device of the invention is characterized by generating a gate voltage for a reference transistor in accordance with the drain current characteristic of a dummy cell transistor. For this purpose, the inventive device is provided with a gate voltage generator including: a dummy cell transistor that has the same construction as the memory cell transistor; a current mirror for creating a current proportional to a drain current of the dummy cell transistor; and transistor means for generating a gate voltage for the reference transistor in accordance with the current created by the current mirror.
- FIG. 1 is a circuit diagram illustrating an exemplary configuration for a nonvolatile semiconductor memory device according to the present invention.
- FIG. 2 is a cross-sectional view illustrating an exemplary structure for the memory cell transistor (MCT) shown in FIG. 1.
- FIG. 3 is a cross-sectional view illustrating another exemplary structure for the MCT shown in FIG. 1.
- FIG. 4 is a circuit diagram illustrating an exemplary internal configuration for the voltage hold circuit shown in FIG. 1.
- FIG. 5 is a circuit diagram illustrating another exemplary internal configuration for the voltage hold circuit shown in FIG. 1.
- FIG. 6 is a circuit diagram illustrating another exemplary configuration for the memory device of the present invention.
- FIG. 7 is a circuit diagram illustrating still another exemplary configuration for the memory device of the present invention.
- FIG. 8 is a circuit diagram illustrating yet another exemplary configuration for the memory device of the present invention.
- Hereinafter, application of the present invention to flash memories will be described. It is noted that the present invention is also applicable to nonvolatile semiconductor memory devices other than flash memories.
- FIG. 1 illustrates an exemplary configuration for a flash memory according to the present invention, more specifically, a read circuit for a memory cell transistor (MCT)10 in a memory array. Circuits for programming and erasing are not shown in the drawings.
- FIG. 2 illustrates an exemplary structure for the
MCT 10 shown in FIG. 1. The MCT shown in FIG. 2 is an n-channel transistor with a stacked structure. Specifically, theMCT 10 includes: p-type substrate 51; n-type dopedregions insulating film 54;polysilicon films dielectric film 56. The n-type dopedregions polysilicon films MCT 10 shown in FIG. 1 may have a split structure as shown in FIG. 3. - As shown in FIG. 1, the drain and source of the
MCT 10 are connected to abit line 11 and ground Vss, respectively. Vcg1 denotes a gate voltage (word line voltage) applied to the control gate of theMCT 10 in a read cycle. Thebit line 11 is connected to the non-inverting input terminal of adifferential sense amplifier 30 via acolumn switch 12. Ym denotes a control signal for turning thecolumn switch 12 ON where theMCT 10 has been selected. The non-inverting input terminal of thedifferential sense amplifier 30 is connected to a power supply Vcc through afirst load transistor 13. Imem denotes a memory cell current determined by data stored on theMCT 10, while Vmem denotes a bit line voltage determined by the memory cell current Imem. - In FIG. 1, a single-gate NMOS transistor is used as a
reference transistor 20. The drain and source of thereference transistor 20 are connected to areference line 21 and ground vss, respectively. vrg2 denotes a gate voltage applied to the gate of thereference transistor 20. Thereference line 21 is connected to the inverting input terminal of thedifferential sense amplifier 30 via areference switch 22. Yr denotes a signal for controlling the ON/OFF states of thereference switch 22. The inverting input terminal of thedifferential sense amplifier 30 is connected to the power supply Vcc via asecond load transistor 23. Iref denotes a reference current flowing through the drain of thereference transistor 20 upon the application of the gate voltage Vrg2. And Vref denotes a reference voltage determined by the reference current Iref. Thedifferential sense amplifier 30 compares the bit line voltage Vmem with the reference voltage Vref to sense the state of theMCT 10 and then supplies a signal So representing the sensing result. - The gate voltage Vrg2 of the
reference transistor 20 is generated by agate voltage generator 40 based on a voltage Vcg2 with magnitude approximately equal to the gate voltage vcg1 applied to the control gate of theMCT 10. Thegate voltage generator 40 shown in FIG. 1 includes: dummy cell transistor (DCT) 50;current mirror 60;single-gate NMOS transistor 70; and voltage holdcircuit 80. TheDCT 50, which has the same structure as theMCT 10, is so constructed as to turn ON by having electrons removed from its floating gate upon exposure to a UV ray, for example. TheDCT 50 receives the voltage Vcg2 at the control gate. The drain and source of theDCT 50 are connected to an input branch of thecurrent mirror 60 and ground Vss, respectively. Thecurrent mirror 60 is made up of twoPMOS transistors DCT 50. Thesingle-gate NMOS transistor 70 includes: gate and drain, each of which is shortcircuited to an output branch of thecurrent mirror 60 so as to generate a voltage Vrg1 based on the current created by thecurrent mirror 60; and source connected to the ground Vss. Thevoltage hold circuit 80 holds the voltage Vrg1 generated by theNMOS transistor 70 in response to a voltage signal vcnt and supplies the gate voltage Vrg2 to thereference transistor 20. - If the
load transistors MCT 10 is in the ON state and a memory cell current Imem where theMCT 10 is in the OFF state, respectively. This adjustment is realized by controlling the mirror ratio of thecurrent mirror 60, for example. As a result, the reference voltage Vref is regulated to a value substantially equal to (Von+Voff)/2. Von and Voff denote a bit line voltage Vmem where theMCT 10 is in the ON state and a bit line voltage Vmem where theMCT 10 is in the OFF state, respectively. Optionally, the reference voltage Vref may be adjusted to (Von+Voff)/2 by making the size of thesecond load transistor 23 smaller than that of thefirst load transistor 13. - FIG. 4 illustrates an exemplary internal configuration for the
voltage hold circuit 80 shown in FIG. 1. Thevoltage hold circuit 80 of FIG. 4 is made up of:operational amplifier 81; depletion-mode PMOS transistor 82; clampingdiode 83;resistors capacitor 86. In this configuration, thevoltage hold circuit 80 can hold a given voltage Vrg1 in thecapacitor 86 in response to a voltage signal Vcnt and can supply a gate voltage Vrg2 for thereference transistor 20. Therefore, the gate voltage vcg2 for theDCT 50 may have a pulsed waveform. Also, once thecapacitor 86 has held a voltage, it is possible to cut off a current flowing through theDCT 50,current mirror 60 andNMOS transistor 70 in a subsequent read cycle. For example, in an initializing interval in which the flash memory of FIG. 1 is powered, thecapacitor 86 may be made to hold a voltage. Naturally, the voltage held on thecapacitor 86 may be updated every succeeding read cycle. - As described above, the flash memory of FIG. 1 is constructed to generate a gate voltage Vrg2 for the
reference transistor 20 in accordance with the drain current characteristic of theDCT 50 that has the same construction as theMCT 10. Therefore, even if temperature or fabricating process conditions have changed, accurate and high-speed read operation is ensured. Thevoltage hold circuit 80 may be omitted and the gate of theNMOS transistor 70 may be connected directly to that of thereference transistor 20. - FIG. 5 illustrates another exemplary internal configuration for the
voltage hold circuit 80 shown in FIG. 1. Thevoltage hold circuit 80 of FIG. 5 includes: analog-to-digital converter (ADC) 87;nonvolatile memory 88; and digital-to-analog converter (DAC) 89. TheADC 87 samples a given voltage Vrg1 in response to a voltage signal Vcnt and then converts the voltage Vrg1 into a digital value. Thenonvolatile memory 88 stores the digital value obtained by the conversion thereon. Part of the memory array of the inventive flash memory may be used as thememory 88. TheDAC 89 converts the digital value stored on thememory 88 to an analog voltage and then supplies the analog voltage obtained by this conversion as a gate voltage vrg2 for thereference transistor 20. By adjusting the gate voltage Vcg2, an optimum digital value, corresponding to an optimum reference voltage Vref for reading, may be found and stored on thememory 88 in a chip testing process for the flash memory, for example. As a result, an optimum reference voltage Vref can be generated for each chip with good reproducibility. - FIG. 6 illustrates another exemplary configuration for the flash memory of the present invention. In FIG. 6, the
single-gate reference transistor 20 shown in FIG. 1 is replaced by areference transistor 25 that has the same structure as theMCT 10. It is noted that thereference transistor 25 includes shortcircuited control and floating gates for eliminating the RDD phenomenon. The configuration of FIG. 6 is favorable because the characteristics of theMCT 10 andreference transistor 25 can be matched easily. - FIG. 7 illustrates still another exemplary configuration for the flash memory of the present invention. In FIG. 7, the
DCT 50 shown in FIG. 1 is replaced by aDCT 55 which is provided with an electrode for receiving an arbitrary voltage vfg at its floating gate. The floating gate of theDCT 55 shown in FIG. 7 can receive a voltage with magnitude approximately equal to the voltage at the floating gate of anMCT 10, for example, via the electrode. The voltage at the floating gate of theMCT 10 is determined by a coupling capacitance formed between the control and floating gates of theMCT 10 and another coupling capacitance formed between the floating gate of theMCT 10 and the substrate when a gate voltage Vcg1 is applied to the control gate of theMCT 10 in a read cycle (see FIGS. 2 and 3). TheDCT 55 shown in FIG. 7 does not have to be supplied with a gate voltage Vcg2 at its control gate. The configuration of FIG. 7 is favorable because it can eliminate the RDD phenomenon, for instance, from theDCT 55. - FIG. 8 illustrates yet another exemplary configuration for the memory device of the present invention. In FIG. 8, the
single-gate reference transistor 20 shown in FIG. 7 is replaced by areference transistor 25 that has the same structure as anMCT 10. It is noted that thereference transistor 25 includes shortcircuited control and floating gates for eliminating the RDD phenomenon. The configuration of FIG. 8 is favorable because the characteristics of theMCT 10 andreference transistor 25 can be matched easily. - The
voltage hold circuit 80 shown in FIG. 6, 7 or 8 may have the configuration shown in FIG. 4 or 5. The gate of theNMOS transistor 70 may be connected directly to that of thereference transistor 25 by omitting thevoltage hold circuit 80 therebetween. If precharge circuits are provided for the bit andreference lines second load transistors - Each of the configurations shown in FIGS. 1, 6,7 and 8 is applicable to the generation of reference voltages Vref for program verifying and erase verifying. The configurations shown in FIGS. 7 and 8 are particularly suitable for this specific application because the voltage Vfg at the floating gate of the
DCT 55 can be controlled arbitrarily. When thevoltage hold circuit 80 shown in FIG. 5 is used, thenonvolatile memory 88 may store digital values not only for reading but also for program verifying and erase verifying.
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11-348459 | 1999-12-08 | ||
JP34845999 | 1999-12-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010003507A1 true US20010003507A1 (en) | 2001-06-14 |
US6407946B2 US6407946B2 (en) | 2002-06-18 |
Family
ID=18397156
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/731,005 Expired - Fee Related US6407946B2 (en) | 1999-12-08 | 2000-12-07 | Nonvolatile semiconductor memory device |
Country Status (1)
Country | Link |
---|---|
US (1) | US6407946B2 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1484764A1 (en) * | 2003-06-04 | 2004-12-08 | STMicroelectronics S.r.l. | Method for generating a reference current for sense amplifiers connected to cells of a memory matrix, particularly in big-sized flash memories, and corresponding generator |
US20050286305A1 (en) * | 2004-06-29 | 2005-12-29 | Samsung Electronics Co., Ltd. | Sensing circuit for flash memory device operating at low power supply voltage |
US20070228444A1 (en) * | 2006-03-30 | 2007-10-04 | Nec Electronics Corporation | Semiconductor memory device having reference transistor and method of manufacturing the same |
US20080019184A1 (en) * | 2003-09-12 | 2008-01-24 | Renesas Technology Corp. | Semiconductor memory device |
US20090086534A1 (en) * | 2007-10-01 | 2009-04-02 | Debrosse John K | Apparatus and method for implementing precise sensing of pcram devices |
US20090219749A1 (en) * | 2008-02-29 | 2009-09-03 | Lamorey Mark C H | Method and apparatus for implementing concurrent multiple level sensing operation for resistive memory devices |
US20100322285A1 (en) * | 2007-05-09 | 2010-12-23 | Rolf-Peter Vollertsen | Apparatus and method for measuring local surface temperature of semiconductor device |
US20110187344A1 (en) * | 2010-02-04 | 2011-08-04 | Iacob Radu H | Current-mode programmable reference circuits and methods therefor |
US20140078824A1 (en) * | 2012-09-18 | 2014-03-20 | Microchip Technology Incorporated | Self-Biasing Current Reference |
US20140078831A1 (en) * | 2012-09-18 | 2014-03-20 | Microchip Technology Incorporated | Self-Biasing Multi-Reference |
CN103886903A (en) * | 2012-12-21 | 2014-06-25 | 华邦电子股份有限公司 | Reference unit circuit for generating reference current and method |
JP2015515710A (en) * | 2012-03-30 | 2015-05-28 | シリコン ストーリッジ テクノロージー インコーポレイテッドSilicon Storage Technology, Inc. | Trimmable reference generator for sense amplifiers |
JP2016207243A (en) * | 2015-04-24 | 2016-12-08 | 株式会社デンソー | Semiconductor storage device |
US10216965B2 (en) * | 2014-01-08 | 2019-02-26 | Stc.Unm | Systems and methods for generating physically unclonable functions from non-volatile memory cells |
US11095461B2 (en) * | 2016-11-04 | 2021-08-17 | Stc.Unm | System and methods for entropy and statistical quality metrics in physical unclonable function generated bitstrings |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6567330B2 (en) * | 2001-08-17 | 2003-05-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6788574B1 (en) | 2001-12-06 | 2004-09-07 | Virage Logic Corporation | Electrically-alterable non-volatile memory cell |
US6842375B1 (en) | 2001-12-06 | 2005-01-11 | Virage Logic Corporation | Methods and apparatuses for maintaining information stored in a non-volatile memory cell |
US7130213B1 (en) | 2001-12-06 | 2006-10-31 | Virage Logic Corporation | Methods and apparatuses for a dual-polarity non-volatile memory cell |
US6992938B1 (en) | 2001-12-06 | 2006-01-31 | Virage Logic Corporation | Methods and apparatuses for test circuitry for a dual-polarity non-volatile memory cell |
US6850446B1 (en) | 2001-12-06 | 2005-02-01 | Virage Logic Corporation | Memory cell sensing with low noise generation |
EP1324344B1 (en) * | 2001-12-28 | 2007-04-04 | STMicroelectronics S.r.l. | Sense amplifier structure for multilevel non-volatile memory devices and corresponding reading method |
US6894928B2 (en) * | 2003-01-28 | 2005-05-17 | Intersil Americas Inc. | Output voltage compensating circuit and method for a floating gate reference voltage generator |
KR100506978B1 (en) * | 2003-02-25 | 2005-08-09 | 삼성전자주식회사 | semiconductor intergrated circuit having non-volatile memory cell transistor fabricated by volatile semiconductor memory process as fuse device |
US7127622B2 (en) * | 2003-03-04 | 2006-10-24 | Micron Technology, Inc. | Memory subsystem voltage control and method |
US6839280B1 (en) * | 2003-06-27 | 2005-01-04 | Freescale Semiconductor, Inc. | Variable gate bias for a reference transistor in a non-volatile memory |
US6831866B1 (en) * | 2003-08-26 | 2004-12-14 | International Business Machines Corporation | Method and apparatus for read bitline clamping for gain cell DRAM devices |
US7023753B2 (en) * | 2003-11-30 | 2006-04-04 | Union Semiconductor Technology Corporation | Current controlled word and sense source |
US7054185B2 (en) * | 2003-11-30 | 2006-05-30 | Union Semiconductor Technology Corporation | Optimized MRAM current sources |
US7113422B2 (en) | 2003-11-30 | 2006-09-26 | Union Semiconductor Technology Corporation | Method for optimizing MRAM circuit performance |
US7082050B2 (en) * | 2003-11-30 | 2006-07-25 | Union Semiconductor Technology Corporation | Method to equalize word current circuitry |
US7126844B2 (en) * | 2003-11-30 | 2006-10-24 | Union Semiconductor Technology Corporation | Apparatus to improve stability of an MRAM over process and operational variations |
JP4522217B2 (en) * | 2004-10-15 | 2010-08-11 | パナソニック株式会社 | Nonvolatile semiconductor memory |
US8116157B2 (en) * | 2007-11-20 | 2012-02-14 | Qimonda Ag | Integrated circuit |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0424172B1 (en) * | 1989-10-20 | 1995-01-18 | Fujitsu Limited | Nonvolatile semiconductor memory apparatus |
IT1246241B (en) | 1990-02-23 | 1994-11-17 | Sgs Thomson Microelectronics | CIRCUIT FOR READING THE INFORMATION CONTAINED IN NON-VOLATILE MEMORY CELLS |
JP3160316B2 (en) * | 1991-07-25 | 2001-04-25 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US5608676A (en) * | 1993-08-31 | 1997-03-04 | Crystal Semiconductor Corporation | Current limited current reference for non-volatile memory sensing |
JPH07201194A (en) | 1993-12-28 | 1995-08-04 | Toshiba Corp | Semiconductor integrated circuit device |
US5528543A (en) * | 1994-09-16 | 1996-06-18 | Texas Instruments Incorporated | Sense amplifier circuitry |
JP3114620B2 (en) | 1996-05-30 | 2000-12-04 | 日本電気株式会社 | Semiconductor storage device |
JP3532725B2 (en) * | 1997-02-27 | 2004-05-31 | 株式会社東芝 | Semiconductor integrated circuit |
-
2000
- 2000-12-07 US US09/731,005 patent/US6407946B2/en not_active Expired - Fee Related
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7006025B2 (en) | 2003-06-04 | 2006-02-28 | Stmicroelectronics, S.R.L. | Method for generating a reference current for sense amplifiers and corresponding generator |
US20050040977A1 (en) * | 2003-06-04 | 2005-02-24 | Stmicroelectronics S.R.I. | Method for generating a reference current for sense amplifiers and corresponding generator |
EP1484764A1 (en) * | 2003-06-04 | 2004-12-08 | STMicroelectronics S.r.l. | Method for generating a reference current for sense amplifiers connected to cells of a memory matrix, particularly in big-sized flash memories, and corresponding generator |
US7466592B2 (en) * | 2003-09-12 | 2008-12-16 | Renesas Technology Corp. | Semiconductor memory device |
US20080019184A1 (en) * | 2003-09-12 | 2008-01-24 | Renesas Technology Corp. | Semiconductor memory device |
US20050286305A1 (en) * | 2004-06-29 | 2005-12-29 | Samsung Electronics Co., Ltd. | Sensing circuit for flash memory device operating at low power supply voltage |
US7609555B2 (en) * | 2004-06-29 | 2009-10-27 | Samsung Electronics Co., Ltd. | Sensing circuit for flash memory device operating at low power supply voltage |
US20100008147A1 (en) * | 2004-06-29 | 2010-01-14 | Samsung Electronics Co., Ltd. | Sensing circuit for flash memory device operating at low power supply voltage |
US7961521B2 (en) | 2004-06-29 | 2011-06-14 | Samsung Electronics Co., Ltd. | Sensing circuit for flash memory device operating at low power supply voltage |
US20070228444A1 (en) * | 2006-03-30 | 2007-10-04 | Nec Electronics Corporation | Semiconductor memory device having reference transistor and method of manufacturing the same |
US7928491B2 (en) * | 2006-03-30 | 2011-04-19 | Renesas Electronics Corporation | Semiconductor memory device having reference transistor and method of manufacturing the same |
US9086328B2 (en) | 2007-05-09 | 2015-07-21 | Infineon Technologies Ag | Apparatus and method for measuring local surface temperature of semiconductor device |
US8215830B2 (en) * | 2007-05-09 | 2012-07-10 | Infineon Technologies Ag | Apparatus and method for measuring local surface temperature of semiconductor device |
US20100322285A1 (en) * | 2007-05-09 | 2010-12-23 | Rolf-Peter Vollertsen | Apparatus and method for measuring local surface temperature of semiconductor device |
US20090086534A1 (en) * | 2007-10-01 | 2009-04-02 | Debrosse John K | Apparatus and method for implementing precise sensing of pcram devices |
US7535783B2 (en) * | 2007-10-01 | 2009-05-19 | International Business Machines Corporation | Apparatus and method for implementing precise sensing of PCRAM devices |
US20090219749A1 (en) * | 2008-02-29 | 2009-09-03 | Lamorey Mark C H | Method and apparatus for implementing concurrent multiple level sensing operation for resistive memory devices |
US7778065B2 (en) | 2008-02-29 | 2010-08-17 | International Business Machines Corporation | Method and apparatus for implementing concurrent multiple level sensing operation for resistive memory devices |
US8878511B2 (en) * | 2010-02-04 | 2014-11-04 | Semiconductor Components Industries, Llc | Current-mode programmable reference circuits and methods therefor |
US20110187344A1 (en) * | 2010-02-04 | 2011-08-04 | Iacob Radu H | Current-mode programmable reference circuits and methods therefor |
JP2015515710A (en) * | 2012-03-30 | 2015-05-28 | シリコン ストーリッジ テクノロージー インコーポレイテッドSilicon Storage Technology, Inc. | Trimmable reference generator for sense amplifiers |
US20140078824A1 (en) * | 2012-09-18 | 2014-03-20 | Microchip Technology Incorporated | Self-Biasing Current Reference |
US20140078831A1 (en) * | 2012-09-18 | 2014-03-20 | Microchip Technology Incorporated | Self-Biasing Multi-Reference |
US9129695B2 (en) * | 2012-09-18 | 2015-09-08 | Microchip Technology Incorporated | Self-biasing current reference |
US9129680B2 (en) * | 2012-09-18 | 2015-09-08 | Microchip Technology Incorporated | Self-biasing multi-reference |
CN103886903A (en) * | 2012-12-21 | 2014-06-25 | 华邦电子股份有限公司 | Reference unit circuit for generating reference current and method |
US10216965B2 (en) * | 2014-01-08 | 2019-02-26 | Stc.Unm | Systems and methods for generating physically unclonable functions from non-volatile memory cells |
JP2016207243A (en) * | 2015-04-24 | 2016-12-08 | 株式会社デンソー | Semiconductor storage device |
US11095461B2 (en) * | 2016-11-04 | 2021-08-17 | Stc.Unm | System and methods for entropy and statistical quality metrics in physical unclonable function generated bitstrings |
Also Published As
Publication number | Publication date |
---|---|
US6407946B2 (en) | 2002-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6407946B2 (en) | Nonvolatile semiconductor memory device | |
US6845052B1 (en) | Dual reference cell sensing scheme for non-volatile memory | |
US5796656A (en) | Row decoder circuit for PMOS non-volatile memory cell which uses electron tunneling for programming and erasing | |
US5666307A (en) | PMOS flash memory cell capable of multi-level threshold voltage storage | |
JP3417630B2 (en) | Semiconductor integrated circuit device, flash memory and nonvolatile storage device | |
US7269092B1 (en) | Circuitry and device for generating and adjusting selected word line voltage | |
US9293215B2 (en) | Reference current circuit with temperature coefficient correction | |
JPH0528777A (en) | Nonvolatile semiconductor memory | |
US20100027334A1 (en) | Eeprom charge retention circuit for time measurement | |
US7460411B2 (en) | Array source line (AVSS) controlled high voltage regulation for programming flash or EE array | |
JP2005514718A (en) | Microfluidic processing method and system | |
US5521867A (en) | Adjustable threshold voltage conversion circuit | |
EP1258007B1 (en) | Wordline driver for flash memory read mode | |
US6424571B1 (en) | Sense amplifier with data line precharge through a self-bias circuit and a precharge circuit | |
JP5406920B2 (en) | Method for electrical trimming of non-volatile memory reference cells | |
US7675784B2 (en) | Semiconductor memory device with dummy bit lines for charge and discharge timing | |
EP0786778B1 (en) | Method for erasing an electrically programmable and erasable non-volatile memory cell | |
JP2001229686A (en) | Non-volatile semiconductor memory device | |
US20020018390A1 (en) | Non-volatile memory with a charge pump with regulated voltage | |
KR100505705B1 (en) | Program voltage generation circuit for safe programming of flash memory cell and programming method of flash memory cell | |
US20070247957A1 (en) | Method for generating and adjusting selected word line voltage | |
US6704233B2 (en) | Sensing circuitry for reading and verifying the contents of electrically programmable and erasable non-volatile memory cells, useful in low supply-voltage technologies | |
US6697282B1 (en) | Reference voltage generator employing large flash memory cells coupled to threshold tuning devices | |
KR20010013737A (en) | Control circuit for a non-volatile semi-conductor memory system | |
US6515902B1 (en) | Method and apparatus for boosting bitlines for low VCC read |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MARUYAMA, TAKAFUMI;KOJIMA, MAKOTO;REEL/FRAME:011398/0955 Effective date: 20001204 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140618 |