US20010040281A1 - Multi-chip memory apparatus and associated method - Google Patents
Multi-chip memory apparatus and associated method Download PDFInfo
- Publication number
- US20010040281A1 US20010040281A1 US09/894,739 US89473901A US2001040281A1 US 20010040281 A1 US20010040281 A1 US 20010040281A1 US 89473901 A US89473901 A US 89473901A US 2001040281 A1 US2001040281 A1 US 2001040281A1
- Authority
- US
- United States
- Prior art keywords
- chip
- memory
- integrated circuit
- logic
- interconnector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- the present invention relates, in general, to an integrated-circuit, memory device, such as a DRAM (dynamic random access memory). More particularly, the present invention relates to an integrated circuit in which a DRAM, or other memory device, is mounted directly onto a logic chip. In one implementation, the mounting is formed using chip-on-chip technology, thereby obviating the need for bond wiring, conventionally used to connect separate memory and logic chips.
- DRAM dynamic random access memory
- interconnections formed between the memory device and the logic chip are of substantially reduced levels of capacitance.
- Such reduced levels of capacitance reduce amounts of power required to operate a circuit formed of the memory and logic chips.
- such reduced levels of capacitance permits the circuit to be operated at increased speeds.
- Integrated circuit memory devices are used in many electronic systems. Such memory devices provide storage of data necessary to the function of the electronic system. One or more non-memory integrated circuits of the electronic system access the data stored in the memory devices.
- ROM Read Only Memory
- EPROM Electrically Programmable Read Only Memory
- EEPROM Electrically Erasable Programmable Read Only Memory
- SRAM Static Random Access Memory
- DRAM Dynamic Random Access Memory
- DRAM Dynamic Random Access Memory
- SRAM is generally faster but more expensive than DRAM.
- EEPROM is nearly the same cost as DRAM but the write access is not random and is too slow for many applications.
- EPROM can be erased only by exposure to ultraviolet light and otherwise can be written only once and cannot be used for most applications.
- ROM is hard wired with data and can only be read and cannot be used if writing data to the memory is required.
- the general utility of DRAM has resulted in DRAM being the most common type of integrated circuit memory.
- DRAM speed has been increased by improvements in the definition of how the DRAM interfaces to non-memory integrated circuits.
- These interface definitions include FPM (Fast Page Mode), EDO (Extended Data Out), SDRAM (Synchronous DRAM) and DDRSDRAM (Double Data Rate DRAM).
- FPM Fast Page Mode
- EDO Extended Data Out
- SDRAM Serial DRAM
- DDRSDRAM Double Data Rate DRAM
- DRAM speeds have been increased by increasing the number of bits the DRAM outputs at a time or the width of the output.
- the amount of data a memory can output is determined by the output width multiplied by the output data rate.
- Integrated circuit technology advances are enabling more components of an electronic system to be contained on one integrated circuit. Integration of more components of an electronic system into one integrated circuit generally reduces cost of the system. The cost reduction results from reduced power, reduced size and reduced assembly complexity. This cost reduction makes integrating memory and non-memory chips into the same integrated circuit desirable.
- Integrating memory and non-memory circuits into the same integrated circuit chip incurs a cost penalty.
- the cost penalty is due to memory and non-memory circuits having different process requirements.
- the differing processing requirements can be explained, e.g. with respect to an example in which a memory is formed of a DRAM and a non-memory circuit is formed of a logic circuit.
- a DRAM consists of an array of memory elements. Each element consists of a capacitor and a transistor.
- a voltage level (a high voltage for a data 1 , a low voltage for a data 0 ) is placed on the capacitor and the gate of the transistor is forced to a voltage which turns the transistor off.
- the data can then be read at a later time by turning the transistor on and sensing the voltage stored on the capacitor. Sensing the voltage requires the capacitance value of the capacitor to be adequate.
- the voltage on the capacitor will change due to leakage so the data must be read and rewritten frequently to prevent data loss. For a given leakage value the rate of change of the voltage stored on the capacitor is inversely proportional to the capacitance of the capacitor.
- the capacitance of the capacitor must be large enough to allow adequate refresh time (i.e., time between refreshes). Also, the leakage from the capacitor must be minimized to provide adequate refresh time.
- the DRAM capacitor and the very low leakage requirement are unique to the DRAM and are not required by the logic circuit.
- a logic circuit requires more levels of interconnect than a DRAM. Advanced DRAMs use two levels of metal interconnect while advanced logic circuits use four or five levels of interconnect. A logic circuit requires the highest performance transistors possible to insure adequate performance of the logic circuit but there is not a requirement for the low leakage levels of a DRAM. Therefore, the logic transistor is designed differently with respect to gate oxide thickness, source and drain doping profiles and isolation than the DRAM transistor.
- the present invention accordingly, advantageously provides a multi-chip device, and an associated method, in which a memory integrated circuit, such as a DRAM, is mounted directly onto a non-memory integrated circuit, such as a logic chip.
- a memory integrated circuit such as a DRAM
- the memory integrated circuit is a DRAM memory chip.
- the DRAM memory chip is mounted, using technology similar to flip chip technology, upon a logic chip such that bond pads of the DRAM memory chip are connected to the bond pads of the logic chic with solder or gold bumps or balls.
- Said gold or solder bumps or balls provide all electrical interconnection between the memory and logic chips including power, control and data exchange. Circuits used to drive interconnections between memory and logic chips are distinguished by being designed to drive only loads associated with the small capacitance associated with this chip-on-chip assembly. Further, interconnections between memory and logic chips are driven to full power and ground levels, obviating the need for specialized interfaces such as TTL, LVTTL or SSTL.
- a multi-chip integrated circuit package and an associated method, is provided.
- the package includes a memory integrated circuit having a selected number of storage locations for storing data therein and having memory chip bond pads.
- a non-memory integrated circuit has bond pads for abutting together with the memory chip bond pads.
- An interconnector provides an electrical connection between the memory and non-memory chip bond pads.
- FIG. 1A illustrates a plan view, taken from above a non-memory integrated circuit which forms a portion of an embodiment of the present invention.
- FIG. 1B illustrates a plan view, taken from beneath a memory integrated circuit which forms a portion of an embodiment of the present invention.
- FIG. 2 illustrates a plan view of the memory integrated circuit shown in FIG. 1B flip-chip mounted up on the non-memory integrated circuit shown in FIG. 1A, together to form a multi-chip integrated circuit of an embodiment of the present invention.
- FIG. 3 illustrates a perspective view of the multi-chip integrated circuit shown in FIG. 2.
- FIG. 4 illustrates a side-elevational view of the multi-chip integrated circuit shown in FIGS. 2 - 3 .
- FIG. 5 illustrates a partial-cutaway, partial-functional block, side-elevational view of an integrated circuit package which includes the multi-chip integrated circuit shown in FIGS. 2 - 4 .
- FIG. 6 illustrates a method flow diagram listing the method steps of the method of an embodiment of the present invention.
- a non-memory integrated circuit shown generally at 10 includes a too-face surface 12 upon which a first plurality 14 and a second plurality 16 of mounting pads, respectively, are formed.
- the non-memory integrated circuit includes circuit component portions which together form a circuit device, such as a logic device which performs logic functions.
- the integrated circuit 10 includes the logic circuitry of a CPU (central processing unit).
- the integrated circuit 10 forms a graphics controller.
- other circuitry is embodied in the integrated circuit 10 .
- the mounting pads 14 permit electrical connection to an integrated circuit chip-on-chip mounted thereon. And, the mounting pads 16 provide for electrical connection with electrical interconnects (not shown) to other structure (also not shown).
- FIG. 1B illustrates a memory integrated circuit, shown generally at 18 , which, in an exemplary embodiment, is formed of a DRAM (dynamic random access memory), of a memory capacity great enough to permit appropriate amounts of data to be stored thereat.
- the memory device 18 includes a bottom-face surface 22 having a plurality of mounting pads 24 formed thereon.
- the mounting pads 24 correspond in number and position with the mounting pads 14 formed upon the top-face surface 12 of the integrated circuit 10 .
- the memory capacity of the memory integrated circuit 18 is advantageously selected such that the memory requirements necessary for optimal operation of the logic circuitry forming the integrated circuit 10 is satisfied by the memory capacity of the memory integrated circuit 18 .
- the integrated circuits 10 and 18 of the exemplary illustrations shown in FIGS. 1A and 1B show an arrangement in which a single integrated circuit 18 is to be flip-chip mounted upon the top-face surface 12 of the integrated circuit 10
- one memory integrated circuit 18 can be flip-chip mounted upon the top-face surface 12 , thereby to provide the logic circuitry embodied in the integrated circuit 10 with appropriate amounts of storage capacity.
- FIG. 2 illustrates the multi-chip integrated circuit, shown generally at 30 , formed of the integrated circuit 10 upon which the memory integrated circuit 18 is flip-chip mounted thereon.
- the mounting pads 14 and 24 formed upon the top and bottom-face surfaces 12 and 22 , respectively, of the respective integrated circuits are hidden from view in the Figure, but are aligned with one another to permit connections to be formed therebetween.
- FIG. 3 also illustrates the multi-chip integrated circuit 30 formed of the non-memory integrated circuit 10 upon which the memory integrated circuit 18 is chip-on-chip mounted thereon.
- the mounting pads 14 and 24 of the integrated circuits 10 and 18 are again hidden from view in the Figure.
- the mounting pads 16 formed upon the top-face surface 12 of the integrated circuit 10 are again illustrated in the Figure.
- FIG. 4 The side-elevational view of FIG. 4 illustrates the memory integrated circuit 18 flip-chip mounted upon the non-memory integrated circuit 10 .
- Solder balls 28 further form portions of the multi-chip integrated circuit 30 .
- the solder balls 28 correspond in number and positioning with the number and positioning of the mounting pads 14 and 24 of the integrated circuits 10 and 18 .
- the solder balls are both electrically and mechanically affixed to the mounting pads 14 .
- the memory integrated circuit 18 is connected to the integrated circuit 10 by aligning the solder balls 28 with the mounting pads 24 of the memory integrated circuit 18 and positioning the solder balls 28 and mounting pads 24 in a butting engagement theretogether.
- Solder connections for example, are formed by increasing the ambient temperature levels to cause solder flow formed in conventional manner.
- the electrical interconnections between the memory integrated circuit 18 and the non-memory integrated circuit 10 provide all necessary connections such as common input/output pads, control pads upon which RAS (row address select), WE (write enable), OE (output enable) and CAS (column address select), commands are generated, and power pads by which voltage and ground connections to the memory integrated circuit 18 are provided.
- connections so-formed are advantageously of low levels of capacitance. For instance, the levels of capacitance exhibited by input/output connections are reduced to about 0.5 pF in contrast to 30-100 pF of capacitance exhibited by conventional connections between separate chips. And, levels of the inductance of chip-to-chip interconnections are reduced substantially to zero in contrast to typical values of about 50 nH of inductance exhibited by connections formed in conventional fashion.
- the levels of capacitance and inductance of the interface formed of the mounting pad/solder ball combination is lowered to an extent such that the interface appears to the memory integrated circuit 18 as an internal node of the memory device. Analogously, the interface also appears to the circuitry of the non-memory integrated circuit 10 to be merely an internal node thereof.
- the current, and therefore also power, in a circuit is directly proportional to the capacitance in the circuit. More particularly, the current in a circuit, and also the power, is equal to the capacitance in the circuit multiplied by the time rate of change of the voltage. Therefore, by reducing the level of capacitance, the time rate at which the voltage can be changed in a circuit can correspondingly be reduced.
- the interface formed of the mounting pad/solder ball combination provided through operation of an embodiment of the present invention permits an increase in speed at which the circuit can be operated as well as a decrease in the levels of power required to operate the circuit.
- I t is the total output current
- C is the capacitance of the circuit
- freq is the frequency at which the circuit is operated.
- the specifications to which the memory integrated circuit 18 must be constructed can be altered. That is to say, when conventional connectors, such as bond wires, are used to connect the memory integrated circuit 18 with the non-memory circuitry embodied in a separate chip, the memory integrated circuit must be constructed to be able to drive a circuit including the capacitance exhibited by such conventional connections.
- the interface of an embodiment of the present invention is utilized to form the connection between the memory integrated circuit 18 and the integrated circuit 10 , the memory integrated circuit 18 need only be constructed to drive a load which exhibits the lowered level of capacitance.
- FIG. 5 illustrates a packaged integrated circuit, shown generally at 40 , of an embodiment of the present invention.
- the packaged integrated circuit includes the chip-on-chip integrated circuit 30 shown in FIGS. 2 - 4 .
- the integrated circuit 40 is shown also to include the non-memory integrated circuit 10 , here a logic chip upon which the memory integrated circuit 18 is chip-on-chip mounted by way of solder balls 28 .
- the interface formed of the solder ball 28 /mounting pad 14 and 24 combination is again formed as above-described. Namely, the interfaces formed of a plurality of solder balls 28 mechanically and electrically affixed to the non-memory integrated circuit 10 and solder-connected to the memory integrated circuit 18 .
- the packaged integrated circuit 40 further includes a lead-frame pad 44 upon which the non-memory integrated circuit 10 is positioned.
- the pad 44 is supported in an integrated circuit package 46 , in conventional fashion.
- Leads 48 extend beyond the IC package 46 to permit connection to external circuitry (not shown), also in conventional fashion.
- Bond wires 52 are also shown in the Figure. The bond wires 52 interconnect the mounting pads 16 with the leads 48 .
- the elements thereof appear to the respective integrated circuits essentially merely to be internal nodes of the respective circuits.
- Such lowered levels of capacitance and inductance further, for reasons above-described, permits increased speeds at which write and read operations to and from the storage locations of the memory device can be effectuated at reduced levels of power consumption.
- the memory integrated circuit can be constructed to conform to specifications which require the memory integrated circuit to be able to drive loads of such lessened levels of capacitance.
- FIG. 6 illustrates a method flow diagram, shown generally as 102 of an embodiment of the present invention.
- the method 102 is a method for fabricating an integrated circuit.
- a memory chip is provided.
- the memory chip includes a selected number of storage locations for storing data therein.
- the memory chip includes a memory-chip face surface.
- a logic chip is provided.
- the logic chip includes logic circuitry for performing a logic function.
- the logic chip includes a logic-chip face surface.
- an interconnector is formed upon at least one of the memory-chip face surface and the logic-chip face surface. Then, and as indicated by the block 112 , the memory chip and the logic chip are connected by positioning the memory chip and the logic chip in abutting engagement by way of the interconnector.
- Operation of an embodiment of the present invention provides a multi-chip, integrated-circuit package in which interconnections formed between the memory device and the logic chip are of substantially reduced levels of capacitance and inductance.
- Such reduced levels of capacitance reduces amounts of power required to operate a circuit formed of the memory and logic chips.
- Such reduced levels of capacitance and inductance also permits the circuit to be operated at increased speeds.
Abstract
A multi-chip integrated circuit, and an associated method, provides an interface of substantially reduced levels of capacitance and inductance relative to conventional connections formed of bond wires. One of the chips of the integrated circuits comprises a memory device, such as a DRAM, and another of the chips of the integrated circuit is formed of a logic chip, such as a CPU or graphics controller. The memory chip is mounted upon the logic chip utilizing chip-on-chip technology. Because of the reduced levels of capacitance and inductance of the interface connecting the chips together, the resultant integrated circuit can be operated at increased speeds and at reduced levels of power consumption.
Description
- The present invention relates, in general, to an integrated-circuit, memory device, such as a DRAM (dynamic random access memory). More particularly, the present invention relates to an integrated circuit in which a DRAM, or other memory device, is mounted directly onto a logic chip. In one implementation, the mounting is formed using chip-on-chip technology, thereby obviating the need for bond wiring, conventionally used to connect separate memory and logic chips.
- Through the use of flip-chip technology which utilizes bond pads by which to form connections in a multi-chip, integrated-circuit package, interconnections formed between the memory device and the logic chip are of substantially reduced levels of capacitance. Such reduced levels of capacitance, reduce amounts of power required to operate a circuit formed of the memory and logic chips. Also, such reduced levels of capacitance permits the circuit to be operated at increased speeds.
- Integrated circuit memory devices are used in many electronic systems. Such memory devices provide storage of data necessary to the function of the electronic system. One or more non-memory integrated circuits of the electronic system access the data stored in the memory devices.
- Different types of integrated circuit memory devices are used to meet the different requirements of electronic systems. ROM (Read Only Memory), EPROM (Electrically Programmable Read Only Memory), EEPROM (Electrically Erasable Programmable Read Only Memory), SRAM (Static Random Access Memory) and DRAM are among the integrated circuit memory types commonly used in electronic systems.
- DRAM (Dynamic Random Access Memory) is generally used in applications which require low cost, large amounts of data storage and fast read and write access to the data. SRAM is generally faster but more expensive than DRAM. EEPROM is nearly the same cost as DRAM but the write access is not random and is too slow for many applications. EPROM can be erased only by exposure to ultraviolet light and otherwise can be written only once and cannot be used for most applications. ROM is hard wired with data and can only be read and cannot be used if writing data to the memory is required. The general utility of DRAM has resulted in DRAM being the most common type of integrated circuit memory.
- As the non-memory Integrated circuits increase in speed it is desirable to have the memory integrated circuits increase in speed. DRAM speed has been increased by improvements in the definition of how the DRAM interfaces to non-memory integrated circuits. These interface definitions include FPM (Fast Page Mode), EDO (Extended Data Out), SDRAM (Synchronous DRAM) and DDRSDRAM (Double Data Rate DRAM). Each of these interface definitions has allowed the DRAM to output data at progressively faster rates.
- In addition, DRAM speeds have been increased by increasing the number of bits the DRAM outputs at a time or the width of the output. The amount of data a memory can output is determined by the output width multiplied by the output data rate.
- The inductance and capacitance associated with connecting an integrated circuit in one package to an integrated circuit in another package create problems if the data transfer rate is high. In order to solve these problems many interface standards have been developed including TTL, LVTTL and SSTL. These interface standards use a reference voltage connected via a load resistor to each output node. The voltage swing of the output is restricted but extra power is consumed since any current through the load resistor is wasted. As the data output rate increases, the drive of the output circuits must be increased so that the capacitance on the outputs can be charged or discharged more quickly. This causes the voltage swing on the output to increase which causes more power to be consumed through the load resistor.
- Reducing both the inductance and capacitance on data outputs would allow higher data transfer rates. One packaging technology which reduces the inductance and capacitance on data outputs is referred to as Flip Chip mounting wherein an integrated circuit is mounted (face down) directly to a printed circuit board. This eliminates inductance and capacitance associated with bond wires and package lead frame but the capacitance and inductance associated with the printed circuit board remains.
- Integrated circuit technology advances are enabling more components of an electronic system to be contained on one integrated circuit. Integration of more components of an electronic system into one integrated circuit generally reduces cost of the system. The cost reduction results from reduced power, reduced size and reduced assembly complexity. This cost reduction makes integrating memory and non-memory chips into the same integrated circuit desirable.
- Integrating memory and non-memory circuits into the same integrated circuit chip incurs a cost penalty. The cost penalty is due to memory and non-memory circuits having different process requirements. The differing processing requirements can be explained, e.g. with respect to an example in which a memory is formed of a DRAM and a non-memory circuit is formed of a logic circuit.
- A DRAM consists of an array of memory elements. Each element consists of a capacitor and a transistor. During the DRAM operation, a voltage level (a high voltage for a data1, a low voltage for a data 0) is placed on the capacitor and the gate of the transistor is forced to a voltage which turns the transistor off. The data can then be read at a later time by turning the transistor on and sensing the voltage stored on the capacitor. Sensing the voltage requires the capacitance value of the capacitor to be adequate. The voltage on the capacitor will change due to leakage so the data must be read and rewritten frequently to prevent data loss. For a given leakage value the rate of change of the voltage stored on the capacitor is inversely proportional to the capacitance of the capacitor. Therefore the capacitance of the capacitor must be large enough to allow adequate refresh time (i.e., time between refreshes). Also, the leakage from the capacitor must be minimized to provide adequate refresh time. The DRAM capacitor and the very low leakage requirement are unique to the DRAM and are not required by the logic circuit.
- A logic circuit requires more levels of interconnect than a DRAM. Advanced DRAMs use two levels of metal interconnect while advanced logic circuits use four or five levels of interconnect. A logic circuit requires the highest performance transistors possible to insure adequate performance of the logic circuit but there is not a requirement for the low leakage levels of a DRAM. Therefore, the logic transistor is designed differently with respect to gate oxide thickness, source and drain doping profiles and isolation than the DRAM transistor.
- The differences listed above and others have resulted in DRAM and logic processes being quite different. When DRAM and logic is combined onto a single integrated circuit the process required is significantly more complicated than either the DRAM process or the logic process.
- It is in light of this background information that the significant improvements of the present invention have evolved.
- The present invention, accordingly, advantageously provides a multi-chip device, and an associated method, in which a memory integrated circuit, such as a DRAM, is mounted directly onto a non-memory integrated circuit, such as a logic chip.
- In such a manner, the need for the bond wires, lead frames and printed circuit board traces conventionally used to connect separate memory and non-memory chips, is obviated. Formation of a multi-chip package through the use of chip-on-chip technology permits interconnects between the memory and non-memory chip to be formed which exhibit substantially reduced levels of capacitance and inductance. The levels of capacitance and inductance are reduced to levels such that the interfaces formed by the connections between the memory and non-memory chips appear to the respective chips to be internal nodes of such chips.
- Reduction in the levels of capacitance of the interconnections between the non-memory chip and memory chip reduces the power required to transfer data at a given rate between the non-memory chip and the memory chip.
- Reduction in the levels of capacitance and inductance of the interconnections between the non-memory chip and memory chip increases the rate at which data transfer between non-memory chip and memory chip can occur without problems associated with ringing which require specialized interfaces such as TTL, LVTTL or SSTL.
- In one implementation, the memory integrated circuit is a DRAM memory chip. The DRAM memory chip is mounted, using technology similar to flip chip technology, upon a logic chip such that bond pads of the DRAM memory chip are connected to the bond pads of the logic chic with solder or gold bumps or balls.
- Said gold or solder bumps or balls provide all electrical interconnection between the memory and logic chips including power, control and data exchange. Circuits used to drive interconnections between memory and logic chips are distinguished by being designed to drive only loads associated with the small capacitance associated with this chip-on-chip assembly. Further, interconnections between memory and logic chips are driven to full power and ground levels, obviating the need for specialized interfaces such as TTL, LVTTL or SSTL.
- In these and other aspects, therefore, a multi-chip integrated circuit package, and an associated method, is provided. The package includes a memory integrated circuit having a selected number of storage locations for storing data therein and having memory chip bond pads. A non-memory integrated circuit has bond pads for abutting together with the memory chip bond pads. An interconnector provides an electrical connection between the memory and non-memory chip bond pads.
- A more complete appreciation of the present invention and the scope thereof can be obtained from the accompanying drawings which are briefly summarized below, the following detailed description of the presently-preferred embodiments of the invention, and the appended claims.
- FIG. 1A illustrates a plan view, taken from above a non-memory integrated circuit which forms a portion of an embodiment of the present invention.
- FIG. 1B illustrates a plan view, taken from beneath a memory integrated circuit which forms a portion of an embodiment of the present invention.
- FIG. 2 illustrates a plan view of the memory integrated circuit shown in FIG. 1B flip-chip mounted up on the non-memory integrated circuit shown in FIG. 1A, together to form a multi-chip integrated circuit of an embodiment of the present invention.
- FIG. 3 illustrates a perspective view of the multi-chip integrated circuit shown in FIG. 2.
- FIG. 4 illustrates a side-elevational view of the multi-chip integrated circuit shown in FIGS.2-3.
- FIG. 5 illustrates a partial-cutaway, partial-functional block, side-elevational view of an integrated circuit package which includes the multi-chip integrated circuit shown in FIGS.2-4.
- FIG. 6 illustrates a method flow diagram listing the method steps of the method of an embodiment of the present invention.
- Referring first to FIG. 1A, a non-memory integrated circuit shown generally at10, includes a too-
face surface 12 upon which afirst plurality 14 and asecond plurality 16 of mounting pads, respectively, are formed. The non-memory integrated circuit includes circuit component portions which together form a circuit device, such as a logic device which performs logic functions. In one exemplary implementation, for instance, theintegrated circuit 10 includes the logic circuitry of a CPU (central processing unit). in another implementation, theintegrated circuit 10 forms a graphics controller. And, in other implementations, other circuitry is embodied in theintegrated circuit 10. - The mounting
pads 14 permit electrical connection to an integrated circuit chip-on-chip mounted thereon. And, the mountingpads 16 provide for electrical connection with electrical interconnects (not shown) to other structure (also not shown). - FIG. 1B illustrates a memory integrated circuit, shown generally at18, which, in an exemplary embodiment, is formed of a DRAM (dynamic random access memory), of a memory capacity great enough to permit appropriate amounts of data to be stored thereat. The
memory device 18 includes a bottom-face surface 22 having a plurality of mountingpads 24 formed thereon. The mountingpads 24 correspond in number and position with the mountingpads 14 formed upon the top-face surface 12 of theintegrated circuit 10. Thereby, when the bottom-face surface 12 of theintegrated circuit 18 is aligned with the top-face surface 12 of theintegrated circuit 10, such that theintegrated circuit 18 is positioned directly above theintegrated circuit 10, the mountingpads - When the
integrated circuit 10 includes logic circuitry embodied therein for performing logic functions, the memory capacity of the memory integratedcircuit 18 is advantageously selected such that the memory requirements necessary for optimal operation of the logic circuitry forming theintegrated circuit 10 is satisfied by the memory capacity of the memory integratedcircuit 18. While theintegrated circuits integrated circuit 18 is to be flip-chip mounted upon the top-face surface 12 of theintegrated circuit 10, in other implementations, one memory integratedcircuit 18 can be flip-chip mounted upon the top-face surface 12, thereby to provide the logic circuitry embodied in theintegrated circuit 10 with appropriate amounts of storage capacity. - FIG. 2 illustrates the multi-chip integrated circuit, shown generally at30, formed of the
integrated circuit 10 upon which the memory integratedcircuit 18 is flip-chip mounted thereon. The mountingpads face surfaces - FIG. 3 also illustrates the multi-chip
integrated circuit 30 formed of the non-memoryintegrated circuit 10 upon which the memory integratedcircuit 18 is chip-on-chip mounted thereon. The mountingpads integrated circuits pads 16 formed upon the top-face surface 12 of theintegrated circuit 10 are again illustrated in the Figure. - The side-elevational view of FIG. 4 illustrates the memory integrated
circuit 18 flip-chip mounted upon the non-memoryintegrated circuit 10.Solder balls 28 further form portions of the multi-chipintegrated circuit 30. Thesolder balls 28 correspond in number and positioning with the number and positioning of the mountingpads integrated circuits pads 14. - The memory integrated
circuit 18 is connected to theintegrated circuit 10 by aligning thesolder balls 28 with the mountingpads 24 of the memory integratedcircuit 18 and positioning thesolder balls 28 and mountingpads 24 in a butting engagement theretogether. Solder connections, for example, are formed by increasing the ambient temperature levels to cause solder flow formed in conventional manner. - The electrical interconnections between the memory integrated
circuit 18 and the non-memoryintegrated circuit 10 provide all necessary connections such as common input/output pads, control pads upon which RAS (row address select), WE (write enable), OE (output enable) and CAS (column address select), commands are generated, and power pads by which voltage and ground connections to the memory integratedcircuit 18 are provided. - Once the connections have been formed, powering of the memory integrated circuit is enabled, and control signals can be generated to perform read and write operations upon the data stored in the storage locations of the memory integrated
circuit 18. The connections so-formed are advantageously of low levels of capacitance. For instance, the levels of capacitance exhibited by input/output connections are reduced to about 0.5 pF in contrast to 30-100 pF of capacitance exhibited by conventional connections between separate chips. And, levels of the inductance of chip-to-chip interconnections are reduced substantially to zero in contrast to typical values of about 50 nH of inductance exhibited by connections formed in conventional fashion. - The levels of capacitance and inductance of the interface formed of the mounting pad/solder ball combination is lowered to an extent such that the interface appears to the memory integrated
circuit 18 as an internal node of the memory device. Analogously, the interface also appears to the circuitry of the non-memoryintegrated circuit 10 to be merely an internal node thereof. - The current, and therefore also power, in a circuit is directly proportional to the capacitance in the circuit. More particularly, the current in a circuit, and also the power, is equal to the capacitance in the circuit multiplied by the time rate of change of the voltage. Therefore, by reducing the level of capacitance, the time rate at which the voltage can be changed in a circuit can correspondingly be reduced. Thus, the interface formed of the mounting pad/solder ball combination provided through operation of an embodiment of the present invention permits an increase in speed at which the circuit can be operated as well as a decrease in the levels of power required to operate the circuit.
- Analogously, because of the reduced levels of capacitance, for a given level of power the bandwidth of data transferred between the memory integrated
circuit 18 and theintegrated circuit 10 can be increased. Namely, the total output current of the memory integratedcircuit 18 is governed by the following equation: - I t=(Number of I/Os)*C*V cc *freq/2
- Wherein:
- It is the total output current;
- C is the capacitance of the circuit; and
- freq is the frequency at which the circuit is operated.
- Examination of the equation indicates that, by reducing the level of capacitance, the number of I/O pads can be increased without increasing the total output current, and the associated power governed thereby. Thereby, through operation of an embodiment of the present invention, the bandwidth of data transfer can be increased without increasing the required power level at which the memory device is operated.
- Additionally, when the interface is of such reduced levels of capacitance, the specifications to which the memory integrated
circuit 18 must be constructed can be altered. That is to say, when conventional connectors, such as bond wires, are used to connect the memory integratedcircuit 18 with the non-memory circuitry embodied in a separate chip, the memory integrated circuit must be constructed to be able to drive a circuit including the capacitance exhibited by such conventional connections. When, however, the interface of an embodiment of the present invention is utilized to form the connection between the memory integratedcircuit 18 and theintegrated circuit 10, the memory integratedcircuit 18 need only be constructed to drive a load which exhibits the lowered level of capacitance. - FIG. 5 illustrates a packaged integrated circuit, shown generally at40, of an embodiment of the present invention. The packaged integrated circuit includes the chip-on-chip integrated
circuit 30 shown in FIGS. 2-4. Here, theintegrated circuit 40 is shown also to include the non-memoryintegrated circuit 10, here a logic chip upon which the memory integratedcircuit 18 is chip-on-chip mounted by way ofsolder balls 28. The interface formed of thesolder ball 28/mountingpad solder balls 28 mechanically and electrically affixed to the non-memoryintegrated circuit 10 and solder-connected to the memory integratedcircuit 18. - The packaged integrated
circuit 40 further includes a lead-frame pad 44 upon which the non-memoryintegrated circuit 10 is positioned. Thepad 44 is supported in anintegrated circuit package 46, in conventional fashion. Leads 48 extend beyond theIC package 46 to permit connection to external circuitry (not shown), also in conventional fashion.Bond wires 52 are also shown in the Figure. Thebond wires 52 interconnect the mountingpads 16 with theleads 48. - Because of the low levels of capacitance and inductance exhibited by the interface formed between the
integrated circuits - FIG. 6 illustrates a method flow diagram, shown generally as102 of an embodiment of the present invention. The
method 102 is a method for fabricating an integrated circuit. First, and as indicated by theblock 104, a memory chip is provided. The memory chip includes a selected number of storage locations for storing data therein. And, the memory chip includes a memory-chip face surface. Next, and as indicated by theblock 106, a logic chip is provided. The logic chip includes logic circuitry for performing a logic function. The logic chip includes a logic-chip face surface. - Then, and as indicated by the
block 108, an interconnector is formed upon at least one of the memory-chip face surface and the logic-chip face surface. Then, and as indicated by theblock 112, the memory chip and the logic chip are connected by positioning the memory chip and the logic chip in abutting engagement by way of the interconnector. - Operation of an embodiment of the present invention provides a multi-chip, integrated-circuit package in which interconnections formed between the memory device and the logic chip are of substantially reduced levels of capacitance and inductance. Such reduced levels of capacitance reduces amounts of power required to operate a circuit formed of the memory and logic chips. Such reduced levels of capacitance and inductance also permits the circuit to be operated at increased speeds.
- The previous descriptions are of preferred examples for implementing the invention, and the scope of the invention should not necessarily be limited by this description. The scope of the present invention is defined by the following claims.
Claims (21)
1. A multi-chip integrated circuit package comprising:
a memory integrated circuit, said memory integrated circuit having a selected number of storage locations for storing data therein, said memory chip including memory chip bond pads;
a non-memory integrated circuit, said integrated circuit having non-memory chip bond pads a subset thereof positioned to abut together with the memory chip bond pads; and
an interconnector formed between each corresponding memory integrated circuit bond pad and non-memory integrated circuit bond pad, said interconnector providing electrical connection between said memory chip bond pad and said non-memory chip bond pad.
2. The multi-chip integrated circuit package of wherein the interface formed by said interconnector appears to said memory chip to be of electrical characteristics substantially corresponding to an internal node of said memory chip.
claim 1
3. The multi-chip integrated circuit package of wherein the interface formed by said interconnector appears to said logic chip to be of electrical characteristics substantially corresponding to an internal node of said logic chip.
claim 1
4. The multi-chip integrated circuit package of wherein the interconnector between the memory and non-memory integrated circuits is comprised of solder balls.
claim 1
5. The multi-chip integrated circuit package of wherein the interconnector between the memory and non-memory integrated circuits is comprised of gold balls.
claim 1
6. The multi-chip integrated circuit package of wherein said non-memory integrated circuit further comprises circuit-connection nodes, wherein said multi-chip integrated circuit package further comprises:
claim 1
an enclosure for enclosing both said memory integrated circuit and said non-memory integrated circuit, external nodes positioned external to said enclosure, and an electrical connection connecting said circuit-connection nodes and external nodes together.
7. The multi-chip integrated circuit package of wherein the said enclosure is plastic.
claim 6
8. The multi-chip integrated circuit package of wherein the said enclosure is ceramic.
claim 6
9. The multi-chip integrated circuit package of wherein the memory chip is optimized to provide optimum drive to the low capacitance interface.
claim 1
10. The multi-chip integrated circuit package of wherein the non-memory chip is optimized to provide optimum drive to the low capacitance interface.
claim 1
11. The multi-chip integrated circuit package of wherein said memory integrated circuit comprises a DRAM (dynamic read/write memory).
claim 1
12. The multi-chip integrated circuit package of wherein said interconnector comprises solder balls electrically connected, and mechanically affixed, to said memory integrated circuit.
claim 1
13. The multi-chip integrated circuit package of wherein said interconnector comprises solder balls electrically connected, and mechanically affixed, to said non-memory integrated circuit.
claim 1
14. in a multi-chip integrated circuit having a memory chip, the memory chip including a memory-chip face surface, an improvement of a logic chip to which the memory chip is mountable, the logic chip having a logic-chip face surface, said logic chip comprising:
logic circuitry for performing a logical function, said logic circuitry including components extending to the logic-chip face surface;
a selected number of logic-chip interconnector elements formed upon the logic-chip face surface; and
a selected number of memory-chip interconnector elements formed upon the memory-chip face surface, said memory chip interconnectors corresponding in number with the memory-chip interconnector elements and positioned such that, when the memory chip is positioned to be mounted upon the logic chip, said logic-chip interconnector elements and said memory-chip interconnector elements are aligned with one another, together to form an electrical interface between the memory chip and said logic circuitry which bonds said memory chip directly onto said logic circuitry, the electrical interface formed thereby of electrical characteristics appearing, to said logic circuitry, to substantially correspond to an internal node of said logic circuitry.
15. An integrated circuit comprising:
a memory chip, said memory chip having a selected number of storage locations for storing data therein, said memory chip Including a memory-chip face surface;
a logic chip having a logic-chip face surface positioned to abut together with the memory-chip face surface; and
an interconnector forming interface positioned between said memory chip and said logic chip, said interconnector for electrically connecting said memory chip together with said logic chip which directly bonds said memory chip and said logic chip theretogether, the interface formed by said interconnector appearing to said memory chip to be of electrical characteristics substantially corresponding to an internal node of said memory chip.
16. The integrated circuit of wherein said memory chip comprises a DRAM (dynamic random access memory).
claim 15
17. The integrated circuit of wherein said interconnector exhibits capacitance levels of less than ten picofarads.
claim 15
18. A method for fabricating an integrated circuit, said method comprising the steps of:
providing a memory chip having a selected number of storage locations for storing data therein, the memory chip including a memory-chip face surface;
providing a logic chip having logic circuitry for performing a logic function, the logic chip including a logic-chip face surface;
forming an interconnector upon at least one of the memory-chip face surface and the logic-chip face surface;
connecting the memory chip and the logic chip by positioning the memory chip and the logic chip in abutting engagement by way of the interconnector formed during said step of forming.
19. The method of wherein the memory chip provided during said step of providing the memory chip comprises a DRAM (dynamic random access memory).
claim 18
20. The method of wherein said step of forming comprises positioning interconnector elements upon both the logic-chip face surface and the memory-chip face surface.
claim 18
21. The method of wherein said step of connecting further comprises, subsequent to positioning the memory chip and the logic chip in the abutting engagement, soldering the interconnector formed during said step of forming.
claim 18
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/894,739 US20010040281A1 (en) | 1998-11-12 | 2001-06-28 | Multi-chip memory apparatus and associated method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/190,660 US6392304B1 (en) | 1998-11-12 | 1998-11-12 | Multi-chip memory apparatus and associated method |
US09/894,739 US20010040281A1 (en) | 1998-11-12 | 2001-06-28 | Multi-chip memory apparatus and associated method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/190,660 Division US6392304B1 (en) | 1998-11-12 | 1998-11-12 | Multi-chip memory apparatus and associated method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010040281A1 true US20010040281A1 (en) | 2001-11-15 |
Family
ID=22702259
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/190,660 Expired - Lifetime US6392304B1 (en) | 1998-11-12 | 1998-11-12 | Multi-chip memory apparatus and associated method |
US09/894,739 Abandoned US20010040281A1 (en) | 1998-11-12 | 2001-06-28 | Multi-chip memory apparatus and associated method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/190,660 Expired - Lifetime US6392304B1 (en) | 1998-11-12 | 1998-11-12 | Multi-chip memory apparatus and associated method |
Country Status (2)
Country | Link |
---|---|
US (2) | US6392304B1 (en) |
EP (1) | EP1001465A2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6979904B2 (en) * | 2002-04-19 | 2005-12-27 | Micron Technology, Inc. | Integrated circuit package having reduced interconnects |
US20060071332A1 (en) * | 2004-09-29 | 2006-04-06 | Actel Corporation | Face-to-face bonded I/O circuit die and functional logic circuit die system |
US20060148130A1 (en) * | 2001-07-10 | 2006-07-06 | Yukihiro Urakawa | Memory chip and semiconductor device using the memory chip and manufacturing method of those |
US7199469B2 (en) * | 2000-10-16 | 2007-04-03 | Renesas Technology Corp. | Semiconductor device having stacked semiconductor chips sealed with a resin seal member |
US20080017907A1 (en) * | 2006-07-24 | 2008-01-24 | Infineon Technologies Ag | Semiconductor Module with a Power Semiconductor Chip and a Passive Component and Method for Producing the Same |
US7937601B2 (en) | 2003-07-31 | 2011-05-03 | Actel Corporation | Programmable system on a chip |
CN106876285A (en) * | 2017-01-16 | 2017-06-20 | 建荣半导体(深圳)有限公司 | A kind of chip packing-body and its method, chip, video recording equipment and electronic equipment |
US20170213821A1 (en) * | 2014-08-26 | 2017-07-27 | Monolithic 3D Inc. | 3d semiconductor device and structure |
Families Citing this family (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6551857B2 (en) | 1997-04-04 | 2003-04-22 | Elm Technology Corporation | Three dimensional structure integrated circuits |
US6356958B1 (en) * | 1999-02-08 | 2002-03-12 | Mou-Shiung Lin | Integrated circuit module has common function known good integrated circuit die with multiple selectable functions |
JP4091838B2 (en) * | 2001-03-30 | 2008-05-28 | 富士通株式会社 | Semiconductor device |
DE10124774B4 (en) * | 2001-05-21 | 2016-05-25 | Infineon Technologies Ag | Semiconductor component having at least one semiconductor chip on a base chip serving as substrate and method for its production |
US20030089998A1 (en) * | 2001-11-09 | 2003-05-15 | Chan Vincent K. | Direct interconnect multi-chip module, method for making the same and electronic package comprising same |
US7138712B2 (en) * | 2002-01-31 | 2006-11-21 | Micronas Gmbh | Receptacle for a programmable, electronic processing device |
JP4054200B2 (en) * | 2002-02-19 | 2008-02-27 | 松下電器産業株式会社 | Semiconductor memory device |
US6753613B2 (en) * | 2002-03-13 | 2004-06-22 | Intel Corporation | Stacked dice standoffs |
JP4363823B2 (en) * | 2002-07-04 | 2009-11-11 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device mounting system |
AU2003255254A1 (en) | 2002-08-08 | 2004-02-25 | Glenn J. Leedy | Vertical system integration |
DE10244664A1 (en) * | 2002-09-24 | 2004-04-01 | Infineon Technologies Ag | Electronic component with semiconductor chips in a stack and method for producing the same |
KR100626364B1 (en) * | 2003-07-02 | 2006-09-20 | 삼성전자주식회사 | Semiconductor Package Having Multi-Chips |
DE10332829B4 (en) * | 2003-07-18 | 2007-11-08 | Infineon Technologies Ag | Semiconductor chip stack |
JP2005209239A (en) * | 2004-01-20 | 2005-08-04 | Nec Electronics Corp | Semiconductor integrated circuit apparatus |
US7122906B2 (en) * | 2004-01-29 | 2006-10-17 | Micron Technology, Inc. | Die-wafer package and method of fabricating same |
JP4587676B2 (en) * | 2004-01-29 | 2010-11-24 | ルネサスエレクトロニクス株式会社 | Three-dimensional semiconductor device having a stacked chip configuration |
EP1598868A1 (en) * | 2004-05-18 | 2005-11-23 | Texas Instruments Inc. | Stacked dies having shared access to memory |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US7472220B2 (en) * | 2006-07-31 | 2008-12-30 | Metaram, Inc. | Interface circuit system and method for performing power management operations utilizing power management signals |
US7386656B2 (en) * | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US7392338B2 (en) * | 2006-07-31 | 2008-06-24 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US20080028136A1 (en) | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and apparatus for refresh management of memory modules |
US20080082763A1 (en) | 2006-10-02 | 2008-04-03 | Metaram, Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
GB2444663B (en) | 2005-09-02 | 2011-12-07 | Metaram Inc | Methods and apparatus of stacking drams |
JP4930970B2 (en) * | 2005-11-28 | 2012-05-16 | ルネサスエレクトロニクス株式会社 | Multi-chip module |
US20070135055A1 (en) * | 2005-12-13 | 2007-06-14 | Ho Lee S | Combination quad flat no-lead and thin small outline package |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
KR100809689B1 (en) * | 2006-06-16 | 2008-03-06 | 삼성전자주식회사 | Semiconductor device mounting interface chip embedded substrate penetrating electrode |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
KR100843214B1 (en) * | 2006-12-05 | 2008-07-02 | 삼성전자주식회사 | Planar multi semiconductor chip with the memory chip connected to processor chip by through electrode and method for fabricating the same |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US20100117242A1 (en) * | 2008-11-10 | 2010-05-13 | Miller Gary L | Technique for packaging multiple integrated circuits |
EP2441007A1 (en) | 2009-06-09 | 2012-04-18 | Google, Inc. | Programming of dimm termination resistance values |
KR101900423B1 (en) * | 2011-09-19 | 2018-09-21 | 삼성전자주식회사 | Semiconductor memory device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4983533A (en) | 1987-10-28 | 1991-01-08 | Irvine Sensors Corporation | High-density electronic modules - process and product |
US5468681A (en) | 1989-08-28 | 1995-11-21 | Lsi Logic Corporation | Process for interconnecting conductive substrates using an interposer having conductive plastic filled vias |
US5347428A (en) | 1992-12-03 | 1994-09-13 | Irvine Sensors Corporation | Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip |
US5561622A (en) | 1993-09-13 | 1996-10-01 | International Business Machines Corporation | Integrated memory cube structure |
US5502667A (en) | 1993-09-13 | 1996-03-26 | International Business Machines Corporation | Integrated multichip memory module structure |
US5537738A (en) | 1995-02-10 | 1996-07-23 | Micron Display Technology Inc. | Methods of mechanical and electrical substrate connection |
US5790384A (en) * | 1997-06-26 | 1998-08-04 | International Business Machines Corporation | Bare die multiple dies for direct attach |
US6084308A (en) * | 1998-06-30 | 2000-07-04 | National Semiconductor Corporation | Chip-on-chip integrated circuit package and method for making the same |
-
1998
- 1998-11-12 US US09/190,660 patent/US6392304B1/en not_active Expired - Lifetime
-
1999
- 1999-10-26 EP EP99308443A patent/EP1001465A2/en not_active Withdrawn
-
2001
- 2001-06-28 US US09/894,739 patent/US20010040281A1/en not_active Abandoned
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7199469B2 (en) * | 2000-10-16 | 2007-04-03 | Renesas Technology Corp. | Semiconductor device having stacked semiconductor chips sealed with a resin seal member |
US7977159B2 (en) * | 2001-07-10 | 2011-07-12 | Kabushiki Kaisha Toshiba | Memory chip and semiconductor device using the memory chip and manufacturing method of those |
US20060148130A1 (en) * | 2001-07-10 | 2006-07-06 | Yukihiro Urakawa | Memory chip and semiconductor device using the memory chip and manufacturing method of those |
US7674652B2 (en) | 2002-04-19 | 2010-03-09 | Micron Technology, Inc. | Methods of forming an integrated circuit package |
US20060014317A1 (en) * | 2002-04-19 | 2006-01-19 | Farnworth Warren M | Integrated circuit package having reduced interconnects |
US8115269B2 (en) | 2002-04-19 | 2012-02-14 | Round Rock Research, Llc | Integrated circuit package having reduced interconnects |
US6979904B2 (en) * | 2002-04-19 | 2005-12-27 | Micron Technology, Inc. | Integrated circuit package having reduced interconnects |
US20100148372A1 (en) * | 2002-04-19 | 2010-06-17 | Micron Technology, Inc. | Integrated circuit package having reduced interconnects |
US7937601B2 (en) | 2003-07-31 | 2011-05-03 | Actel Corporation | Programmable system on a chip |
WO2006039254A3 (en) * | 2004-09-29 | 2006-07-13 | Actel Corp | Face to face bonded i/o circuit die and functional logic circuit die system |
US7459772B2 (en) * | 2004-09-29 | 2008-12-02 | Actel Corporation | Face-to-face bonded I/O circuit die and functional logic circuit die system |
US20080309371A1 (en) * | 2004-09-29 | 2008-12-18 | Actel Corporation | Face-to-face bonded i/o circuit die and functional logic circuit die system |
US20080191363A1 (en) * | 2004-09-29 | 2008-08-14 | Actel Corporation | Architecture for face-to-face bonding between substrate and multiple daughter chips |
US7358601B1 (en) | 2004-09-29 | 2008-04-15 | Actel Corporation | Architecture for face-to-face bonding between substrate and multiple daughter chips |
WO2006039254A2 (en) * | 2004-09-29 | 2006-04-13 | Actel Corporation | Face to face bonded i/o circuit die and functional logic circuit die system |
US20060071332A1 (en) * | 2004-09-29 | 2006-04-06 | Actel Corporation | Face-to-face bonded I/O circuit die and functional logic circuit die system |
US20080017907A1 (en) * | 2006-07-24 | 2008-01-24 | Infineon Technologies Ag | Semiconductor Module with a Power Semiconductor Chip and a Passive Component and Method for Producing the Same |
US8466561B2 (en) * | 2006-07-24 | 2013-06-18 | Infineon Technologies Ag | Semiconductor module with a power semiconductor chip and a passive component and method for producing the same |
US9159720B2 (en) | 2006-07-24 | 2015-10-13 | Infineon Technologies Ag | Semiconductor module with a semiconductor chip and a passive component and method for producing the same |
US20170213821A1 (en) * | 2014-08-26 | 2017-07-27 | Monolithic 3D Inc. | 3d semiconductor device and structure |
US10840239B2 (en) * | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
CN106876285A (en) * | 2017-01-16 | 2017-06-20 | 建荣半导体(深圳)有限公司 | A kind of chip packing-body and its method, chip, video recording equipment and electronic equipment |
Also Published As
Publication number | Publication date |
---|---|
EP1001465A2 (en) | 2000-05-17 |
US6392304B1 (en) | 2002-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6392304B1 (en) | Multi-chip memory apparatus and associated method | |
US6064585A (en) | Semiconductor device and method for fabricating the same, memory core chip and memory peripheral circuit chip | |
US8637998B2 (en) | Semiconductor chip and semiconductor device | |
US6740981B2 (en) | Semiconductor device including memory unit and semiconductor module including memory units | |
KR100430984B1 (en) | Semiconductor device | |
US6768660B2 (en) | Multi-chip memory devices and modules including independent control of memory chips | |
US7872936B2 (en) | System and method for packaged memory | |
US6587393B2 (en) | Semiconductor device including multi-chip | |
US20030081443A1 (en) | Semiconductor memory device adaptable to various types of packages | |
US7657774B1 (en) | Low power memory controller with leaded double data rate DRAM package on a two layer printed circuit board | |
KR20040065176A (en) | Semiconductor device | |
US6381141B2 (en) | Integrated device and method for routing a signal through the device | |
US9613678B2 (en) | Semiconductor apparatus including multichip package | |
US6064557A (en) | Semiconductor device structured to be less susceptible to power supply noise | |
JPH08167703A (en) | Semiconductor device, manufacture thereof, memory core chip and memory peripheral circuit chip | |
US10586775B2 (en) | Memory packages and related semiconductor packages | |
US6594167B1 (en) | Semiconductor integrated circuit having a structure for equalizing interconnection lengths and memory module provided with the semiconductor integrated circuit | |
US20010005049A1 (en) | Memory device with multiple input/output connections | |
US6949813B2 (en) | Lead-over-chip lead frames | |
US7005748B2 (en) | Flip chip interface circuit of a semiconductor memory device | |
US6879036B2 (en) | Semiconductor memory device and method of manufacturing semiconductor device with chip on chip structure | |
KR100585331B1 (en) | Semiconductor device and memory system | |
JP2003282813A (en) | Semiconductor device, memory core chip, memory peripheral circuit chip, and semiconductor memory device | |
KR20010028576A (en) | Stacking package of memory by rerouting of data line |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |