US20010052067A1 - Method and apparatus for improved storage of computer system configuration information - Google Patents
Method and apparatus for improved storage of computer system configuration information Download PDFInfo
- Publication number
- US20010052067A1 US20010052067A1 US09/932,068 US93206801A US2001052067A1 US 20010052067 A1 US20010052067 A1 US 20010052067A1 US 93206801 A US93206801 A US 93206801A US 2001052067 A1 US2001052067 A1 US 2001052067A1
- Authority
- US
- United States
- Prior art keywords
- volatile memory
- configuration data
- customized
- configuration
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 19
- 230000015654 memory Effects 0.000 claims description 88
- 238000013500 data storage Methods 0.000 claims description 14
- 238000012360 testing method Methods 0.000 claims description 14
- 238000012986 modification Methods 0.000 abstract description 3
- 230000004048 modification Effects 0.000 abstract description 3
- 230000006870 function Effects 0.000 description 4
- 239000013598 vector Substances 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000007726 management method Methods 0.000 description 2
- 230000004308 accommodation Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000008672 reprogramming Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
Definitions
- This invention relates generally to computer systems, and more particularly, to storage of system configuration information used in computer systems.
- I/O input/output
- LAN local area network
- FAX/modem boards sound boards, etc.
- I/O devices are produced by many different manufacturers and come in various models with varying operational characteristics. The number of distinct combinations of components in a PC is very large.
- CMOS complementary metal oxide semiconductor
- RAM battery-powered complementary metal oxide semiconductor random access memory
- CMOS RAM complementary metal oxide semiconductor random access memory
- the CMOS RAM is part of the computer system's real-time clock and calendar chip.
- ROM read-only memory
- BIOS basic input/output service
- a computer system includes a ROM module having a BIOS ROM portion and a configuration ROM portion.
- the system also includes a battery-powered configuration CMOS RAM for storing system configuration parameters required to initialize various computer system components.
- the configuration ROM includes a backup copy of the system configuration parameters. If the configuration CMOS RAM fails to provide valid configuration data, the contents of the configuration ROM are then used to configure and initialize the computer system. Basic system default configuration values are provided by the BIOS ROM only in the event the contents of the configuration ROM are also invalid. A user may then modify the system configuration default values and reprogram the configuration ROM accordingly.
- a computer system includes a first non-volatile memory for storing system start-up routines executable by a microprocessor.
- a second non-volatile memory stores system configuration parameters, each corresponding with one of a plurality of selected system components.
- the first and second non-volatile memories may be first and second reserved portions of a single non-volatile memory.
- the microprocessor executes the system start-up routines to initialize each of the system components according to the system configuration parameters.
- a computer system in a second embodiment, includes a microprocessor, a plurality of I/O devices coupled with the microprocessor, and a configuration data storage system.
- the configuration data storage system includes a volatile memory for storing a plurality of custom configuration data, which the microprocessor uses to initialize each of the I/O devices.
- the configuration data storage system also includes first and second non-volatile memories.
- the first non-volatile memory stores a back-up copy of the custom configuration data, and the microprocessor copies this back-up copy into the volatile memory in the event the data stored in the volatile memory is corrupted.
- the second non-volatile memory stores default configuration data, and the microprocessor initializes each of the I/O devices according to the default configuration data in the event that both the data stored in the volatile memory and in the first non-volatile memory are corrupted.
- a method of operating a computer system includes programming a first non-volatile memory with a set of system initialization routines executable by a microprocessor.
- the first non-volatile memory is also programmed with a set of basic system configuration default parameters.
- a second non-volatile memory is programmed with a plurality of customized computer configuration parameters corresponding with selected computer system components.
- the customized computer configuration parameters are tested for errors. If an error is indicated, the system initialization routines are executed to initialize each of the selected computer system components in accordance with the default parameters. If, however, no error is indicated, the system initialization routines are executed to initialize each of the computer system components in accordance with the customized computer configuration parameters.
- a method for configuring a computer system which includes a processor coupled with a non-volatile memory, a volatile memory, and a plurality of I/O devices. Both default system configuration data and customized system configuration data are stored in the non-volatile memory. The customized system configuration data is also stored in the volatile memory. A first validity status is checked for the customized system configuration data stored in the volatile memory. If this first status is valid, each of the I/O devices is initialized in accordance with the data stored in the volatile memory. If the first status is invalid, a second validity status is checked for the customized system configuration data stored in the non-volatile memory. If this second status is valid, the customized system configuration data stored in the nonvolatile memory is copied into the volatile memory.
- FIG. 1 is a functional block diagram of a preferred embodiment of a computer system having a configuration ROM according to the present invention.
- FIGS. 2A and 2B are flowcharts depicting a method of operating the computer system of FIG. 1.
- FIG. 1 shows a computer system 10 , such as an IBM-compatible PC, according to the present invention.
- a microprocessor 12 such as the PentiumTM processor, is connected to a processor bus 14 which carries address, data and control signals.
- the processor bus 14 is in turn connected to a system controller 16 and a cache memory 18 , such as a static random access memory (SRAM) array.
- the system controller 16 acts as a memory controller accessing a main memory, such as a system dynamic random access memory (DRAM) 20 , via a memory address and control bus 22 .
- a data portion of the processor bus 14 is coupled with the system DRAM 20 by a memory data bus 24 .
- the system DRAM 20 can include any of various known memory devices, such as DRAM devices manufactured by Micron Technology, Inc.
- the system controller 16 also serves as a bridge circuit between the processor bus 14 and a system bus, such as I/O bus 26 .
- the I/O bus 26 may itself be a combination of one or more bus systems with associated interface circuitry (e.g., PCI bus with connected SCSI and ISA bus systems).
- Connected to the I/O bus 26 are multiple I/O devices 28 - 32 .
- One or more data input devices 28 such as a keyboard, mouse, etc., are coupled to the I/O bus 26 .
- one or more data output devices 30 such as visual display devices, printers, etc., are coupled to the I/O bus 26 .
- one or more data storage devices 32 are coupled to the I/O bus 26 .
- data storage devices 32 such as disk drives, tape drives, CD-ROM drives, etc.
- expansion slots 34 are also coupled to the S/O bus 26 to provide future accommodation of other I/O devices not selected during the original design of the computer system.
- the computer system 10 includes a volatile configuration CMOS RAM 36 which is powered by a battery 38 .
- the configuration CMOS RAM 36 is programmed in a conventional manner to store those computer system configuration parameters customized to the particular components employed in the computer system 10 . These customized system configuration parameters are required to initialize the computer system 10 for proper and optimal operation.
- the computer system 10 includes a non-volatile ROM module 40 having a BIOS ROM portion 42 and a configuration ROM portion 44 .
- the ROM module 40 is preferably a flash electrically erasable programmable read-only memory (flash EEPROM).
- flash EEPROM flash electrically erasable programmable read-only memory
- the BIOS ROM portion 42 and the configuration ROM portion 44 are preferably included in a single ROM chip; however, separate BIOS ROM and configuration ROM chips are acceptable.
- the BIOS ROM 42 is programmed in a conventional manner to include various well-known instruction sets controlling the operation of the microprocessor 12 . Included are system start-up routines, such as POST, system configuration initialization, and disk boot (in which a computer operating system program is located and instructions therefrom executed by the microprocessor 12 ).
- the BIOS ROM 42 also includes hardware interrupt handling and program service request handling routines.
- the program service request handling routines attend to the details of interacting with I/O devices and service those requests initiated by software programs to, for example, read information from a hard drive, clear a display screen, or write information to a printer.
- the hardware interrupt handling routines handle requests initiated by hardware components of the computer system, such as when a key is pressed on a keyboard.
- the microprocessor 12 Under control of the system initialization routines provided by the BIOS ROM 42 , the microprocessor 12 initializes various system components by checking for system configuration information stored in the battery-powered configuration CMOS RAM 36 and by electronically interrogating certain of the system components and checking for a response. Also stored in the BIOS ROM 42 is a novel start-up routine which the processor executes in the event the configuration CMOS RAM 36 has failed to properly store the system configuration parameters. This new start-up routine is described in detail below in connection with FIGS. 2A and 2B.
- the configuration ROM 44 is programmed to store a copy of the system configuration parameters contained in the configuration CMOS RAM 36 . In the event the configuration CMOS RAM 36 fails, the necessary system configuration information may be retrieved from the configuration ROM 44 . A system management utility program then allows copying the contents of the configuration ROM 44 to the configuration CMOS RAM 36 , once the conditions causing the failure of the configuration CMOS RAM have been corrected. System management utility programs for reading data in one location and writing that data to another location in a computer system are well known to those skilled in the art and need not be described in detail.
- system configuration parameters can be obtained directly from the configuration ROM 44 by rerouting data access operations from the configuration CMOS RAM to the configuration ROM. Such data access operation rerouting can be accomplished by well-known means and need not be described in detail. In effect, the prior art provision of certain basic system configuration default values has been replaced by a back-up copy of the customized system configuration values.
- the battery-powered configuration CMOS RAM 36 is included in the preferred embodiment of the present invention. However, those skilled in the art will appreciate that the configuration CMOS RAM 36 may be eliminated and replaced entirely by the configuration ROM 44 . Maintaining real-time clock and calendar functionality is then provided either by continued use of a battery or by relying on the presence of AC power to maintain the clock under normal circumstances. A capacitor could power the real-time clock during those most typical power outages that are of short duration. Alternatively, real-time clock and calendar functions can be provided by computer network servers and need not be included in individual PCs.
- FIGS. 2A and 2B depict a computer system start-up software routine 50 executed by the microprocessor 12 and stored in the BIOS ROM 42 of the computer system 10 shown in FIG. 1.
- the microprocessor 12 Upon receipt of a reset vector in a step 52 , the microprocessor 12 begins execution of the start-up routine 50 .
- the reset vector is associated with a warm start (in which case POST and system initialization routines are skipped)
- the microprocessor 12 is routed to a conventional set of warm start instructions 54 via a conditional branch step 56 . If a warm start is not indicated, a CMOS RAM status bit is checked in a step 58 .
- the CMOS RAM status bit is well known to those skilled in the art, and when set to zero indicates that the battery has failed or been disconnected.
- a conditional branch step 60 then routes the program sequence dependent upon the results of the step 58 .
- the data validity of the configuration CMOS RAM 36 is tested in a step 62 , typically by performing a checksum operation. If the CMOS RAM contents are valid, the microprocessor 12 is directed to a sequence of conventional operations 64 by a conditional branch step 66 . The sequence of operations 64 continues system boot in a conventional manner.
- the microprocessor 12 then executes a step 68 in which the data content of the configuration ROM 44 is tested. Preferably, this test would also employ a checksum operation, as in the step 62 , although any of a variety of well-known error testing operations is acceptable. If the contents of the configuration ROM 44 are valid, a conditional branch step 70 directs the microprocessor 12 to a step 74 in which the contents of the configuration ROM 44 are written to the configuration CMOS RAM 36 . Time and date information must then be obtained from a user, a network, modem, etc., in a step 76 . A status message may be displayed to the user in a step 78 , and the sequence of operations 64 associated with continued system boot is then executed in a conventional manner.
- a conditional branch step 70 directs the microprocessor 12 to a step 74 in which the contents of the configuration ROM 44 are written to the configuration CMOS RAM 36 .
- Time and date information must then be obtained from a user, a network, modem,
- the conditional branch in the step 70 directs the microprocessor 12 to a sequence of operations depicted in FIG. 2B.
- the microprocessor 12 must then rely on basic system configuration default values stored in the BIOS ROM 42 , and the configuration CMOS RAM 36 is written with these default values in a step 80 . If certain of the system components respond to auto-identification commands, additional configuration default values may be computed and stored in the configuration CMOS RAM 36 in a step 82 . Time and calendar information is then obtained in a step 84 from the user, network, modem, etc., and a status message to the user may be displayed in a step 86 .
- conditional branch step 88 The user may then choose to change certain of the default configuration values or to continue system boot with the BIOS default values via a conditional branch step 88 . If the user wishes to continue system boot with the BIOS default values, the conditional branch step 88 directs the microprocessor 12 to the sequence of operations 64 . If, however, the user wishes to modify certain of the default values prior to continued system boot, the user may effect such modification in a step 90 by using a conventional setup utility program. A conditional branch step 92 then allows the user to determine whether to program the configuration ROM 44 with the modified parameters contained in the configuration CMOS RAM 36 .
- the contents of the configuration CMOS RAM 36 are written to the configuration ROM 44 in a step 94 , and the system boot is continued with the sequence of operations 64 . If the user does not wish to program the configuration ROM 44 , the conditional branch step 92 then directs the microprocessor 12 to the sequence of operations 64 continuing system boot.
- the preferred embodiment of a computer system 10 includes a configuration CMOS RAM 36 for reasons of maintaining compatibility with present day computer systems and computer operating systems and/or other system management software routines.
- the configuration CMOS RAM 36 can be eliminated and the computer system start-up routine 50 depicted in FIGS. 2A and 2B modified accordingly.
- the steps 58 - 68 are eliminated and the conditional branch step 56 directs the microprocessor 12 to the step 70 if no warm start is indicated.
- the steps 74 - 78 are eliminated and the conditional branch step 70 directs the microprocessor to the continued system boot operations 64 if the contents of the configuration ROM 44 are valid.
- the modification and saving of basic system configuration default values, shown in FIG. 2B, is also changed similarly.
- FIGS. 2A and 2B are in fact each a sequence of operations which are well known in the art.
- One skilled in the art would be able to program such operations in the described sequence to practice the present invention.
- the various operations associated with each of the steps depicted in FIGS. 2A and 2B are not part of, nor critical to, the invention. Therefore, a detailed description of these operations is not required.
- each of the circuits whose function and interconnection is described above in connection with FIG. 1 is of a type known in the art, and one skilled in the art would be able to use such circuits in the described combination to practice the present invention.
- the internal details of these particular circuits are not part of, nor critical to, the invention, and a detailed description of the internal circuit operation need not be provided.
Abstract
Description
- This invention relates generally to computer systems, and more particularly, to storage of system configuration information used in computer systems.
- The use of computers, especially personal computers (PCs), is widespread. The computing power of the PC, whether coupled to a network or operating as a stand-alone device, has increased significantly as new computer designs move into production. Central processing units have become faster and more complex with each new generation of PC. Memory chips have increased in both capacity and speed. A wide variety of input/output (I/O) devices with various performance capabilities may be included in a PC. Examples of I/O devices include keyboards, pointing devices, scanners, disk drives, CD-ROM drives, printers, display monitors, local area network (LAN) adapters, FAX/modem boards, sound boards, etc. I/O devices are produced by many different manufacturers and come in various models with varying operational characteristics. The number of distinct combinations of components in a PC is very large.
- In order for the components of a PC to function together properly and optimally, computer system configuration information is provided to a microprocessor during the power-on self-test (POST) and system initialization routines executed when a PC is first powered-up or reset. The system configuration information is used by the microprocessor to initialize the various components of the PC. Device registers are set, device parameters are loaded, interrupt vectors are created, etc. Computer operating system and/or other system management software is then configured in accordance with the system configuration information.
- Because of the wide variety of system components available in today's PCs, a battery-powered complementary metal oxide semiconductor (CMOS) random access memory (RAM) is included to retain the computer system configuration information when the PC is powered-down. Typically, the CMOS RAM is part of the computer system's real-time clock and calendar chip. In the event the system configuration information stored in the CMOS RAM is lost, certain configuration default values are provided by the read-only memory (ROM) basic input/output service (BIOS) chip. However, unlike configuration information stored in the CMOS RAM, these default values are not customized to the particular configuration of the PC. The PC then functions poorly, and a user must reprogram the configuration CMOS RAM. Properly reprogramming the CMOS RAM with the lost system configuration parameters can be difficult, especially for individuals with little or no technical background.
- Manufacturers have attempted to overcome the problems associated with lost computer system configuration information by providing highly reliable batteries to power the volatile CMOS RAM. Additionally, certain components, such as peripheral add-ins with plug-and-play capability, include a non-volatile ROM memory for storing that particular component's configuration parameters. However, it can be appreciated that there is a significant need for an improved method and apparatus for storage of computer system configuration information.
- The present invention is embodied in a method and apparatus for improved storage of computer system configuration information. A computer system includes a ROM module having a BIOS ROM portion and a configuration ROM portion. The system also includes a battery-powered configuration CMOS RAM for storing system configuration parameters required to initialize various computer system components. The configuration ROM includes a backup copy of the system configuration parameters. If the configuration CMOS RAM fails to provide valid configuration data, the contents of the configuration ROM are then used to configure and initialize the computer system. Basic system default configuration values are provided by the BIOS ROM only in the event the contents of the configuration ROM are also invalid. A user may then modify the system configuration default values and reprogram the configuration ROM accordingly.
- In one embodiment, a computer system includes a first non-volatile memory for storing system start-up routines executable by a microprocessor. A second non-volatile memory stores system configuration parameters, each corresponding with one of a plurality of selected system components. The first and second non-volatile memories may be first and second reserved portions of a single non-volatile memory. The microprocessor executes the system start-up routines to initialize each of the system components according to the system configuration parameters.
- In a second embodiment, a computer system includes a microprocessor, a plurality of I/O devices coupled with the microprocessor, and a configuration data storage system. The configuration data storage system includes a volatile memory for storing a plurality of custom configuration data, which the microprocessor uses to initialize each of the I/O devices. The configuration data storage system also includes first and second non-volatile memories. The first non-volatile memory stores a back-up copy of the custom configuration data, and the microprocessor copies this back-up copy into the volatile memory in the event the data stored in the volatile memory is corrupted. The second non-volatile memory stores default configuration data, and the microprocessor initializes each of the I/O devices according to the default configuration data in the event that both the data stored in the volatile memory and in the first non-volatile memory are corrupted.
- A method of operating a computer system includes programming a first non-volatile memory with a set of system initialization routines executable by a microprocessor. The first non-volatile memory is also programmed with a set of basic system configuration default parameters. A second non-volatile memory is programmed with a plurality of customized computer configuration parameters corresponding with selected computer system components. The customized computer configuration parameters are tested for errors. If an error is indicated, the system initialization routines are executed to initialize each of the selected computer system components in accordance with the default parameters. If, however, no error is indicated, the system initialization routines are executed to initialize each of the computer system components in accordance with the customized computer configuration parameters.
- A method is provided for configuring a computer system which includes a processor coupled with a non-volatile memory, a volatile memory, and a plurality of I/O devices. Both default system configuration data and customized system configuration data are stored in the non-volatile memory. The customized system configuration data is also stored in the volatile memory. A first validity status is checked for the customized system configuration data stored in the volatile memory. If this first status is valid, each of the I/O devices is initialized in accordance with the data stored in the volatile memory. If the first status is invalid, a second validity status is checked for the customized system configuration data stored in the non-volatile memory. If this second status is valid, the customized system configuration data stored in the nonvolatile memory is copied into the volatile memory.
- FIG. 1 is a functional block diagram of a preferred embodiment of a computer system having a configuration ROM according to the present invention.
- FIGS. 2A and 2B are flowcharts depicting a method of operating the computer system of FIG. 1.
- Embodiments of a novel computer system and a method are described for improved storage of computer system configuration information. In the following description, specific details are set forth in order to provide a sufficient understanding of the present invention. It will be clear, however, to one skilled in the art that the present invention may be practiced without these details. In other instances, well-known circuits, control signals and software operations have not been shown in detail in order not to unnecessarily obscure the invention.
- FIG. 1 shows a
computer system 10, such as an IBM-compatible PC, according to the present invention. Amicroprocessor 12, such as the Pentium™ processor, is connected to aprocessor bus 14 which carries address, data and control signals. Theprocessor bus 14 is in turn connected to asystem controller 16 and acache memory 18, such as a static random access memory (SRAM) array. Thesystem controller 16 acts as a memory controller accessing a main memory, such as a system dynamic random access memory (DRAM) 20, via a memory address and controlbus 22. A data portion of theprocessor bus 14 is coupled with thesystem DRAM 20 by amemory data bus 24. Thesystem DRAM 20 can include any of various known memory devices, such as DRAM devices manufactured by Micron Technology, Inc. - The
system controller 16 also serves as a bridge circuit between theprocessor bus 14 and a system bus, such as I/O bus 26. The I/O bus 26 may itself be a combination of one or more bus systems with associated interface circuitry (e.g., PCI bus with connected SCSI and ISA bus systems). Connected to the I/O bus 26 are multiple I/O devices 28-32. One or moredata input devices 28, such as a keyboard, mouse, etc., are coupled to the I/O bus 26. Also, one or moredata output devices 30, such as visual display devices, printers, etc., are coupled to the I/O bus 26. Additionally, one or moredata storage devices 32, such as disk drives, tape drives, CD-ROM drives, etc., are coupled to the I/O bus 26. Also coupled to the S/O bus 26 areexpansion slots 34 to provide future accommodation of other I/O devices not selected during the original design of the computer system. - As in prior art computer systems, the
computer system 10 includes a volatileconfiguration CMOS RAM 36 which is powered by abattery 38. Theconfiguration CMOS RAM 36 is programmed in a conventional manner to store those computer system configuration parameters customized to the particular components employed in thecomputer system 10. These customized system configuration parameters are required to initialize thecomputer system 10 for proper and optimal operation. Unlike prior art PCs, thecomputer system 10 includes anon-volatile ROM module 40 having aBIOS ROM portion 42 and aconfiguration ROM portion 44. TheROM module 40 is preferably a flash electrically erasable programmable read-only memory (flash EEPROM). TheBIOS ROM portion 42 and theconfiguration ROM portion 44 are preferably included in a single ROM chip; however, separate BIOS ROM and configuration ROM chips are acceptable. - The
BIOS ROM 42 is programmed in a conventional manner to include various well-known instruction sets controlling the operation of themicroprocessor 12. Included are system start-up routines, such as POST, system configuration initialization, and disk boot (in which a computer operating system program is located and instructions therefrom executed by the microprocessor 12). TheBIOS ROM 42 also includes hardware interrupt handling and program service request handling routines. The program service request handling routines attend to the details of interacting with I/O devices and service those requests initiated by software programs to, for example, read information from a hard drive, clear a display screen, or write information to a printer. The hardware interrupt handling routines handle requests initiated by hardware components of the computer system, such as when a key is pressed on a keyboard. - Under control of the system initialization routines provided by the
BIOS ROM 42, themicroprocessor 12 initializes various system components by checking for system configuration information stored in the battery-poweredconfiguration CMOS RAM 36 and by electronically interrogating certain of the system components and checking for a response. Also stored in theBIOS ROM 42 is a novel start-up routine which the processor executes in the event theconfiguration CMOS RAM 36 has failed to properly store the system configuration parameters. This new start-up routine is described in detail below in connection with FIGS. 2A and 2B. - The
configuration ROM 44 is programmed to store a copy of the system configuration parameters contained in theconfiguration CMOS RAM 36. In the event theconfiguration CMOS RAM 36 fails, the necessary system configuration information may be retrieved from theconfiguration ROM 44. A system management utility program then allows copying the contents of theconfiguration ROM 44 to theconfiguration CMOS RAM 36, once the conditions causing the failure of the configuration CMOS RAM have been corrected. System management utility programs for reading data in one location and writing that data to another location in a computer system are well known to those skilled in the art and need not be described in detail. Even if the failure of theconfiguration CMOS RAM 36 has not been corrected, system configuration parameters can be obtained directly from theconfiguration ROM 44 by rerouting data access operations from the configuration CMOS RAM to the configuration ROM. Such data access operation rerouting can be accomplished by well-known means and need not be described in detail. In effect, the prior art provision of certain basic system configuration default values has been replaced by a back-up copy of the customized system configuration values. - For purposes of compatibility with present day computer systems, the battery-powered
configuration CMOS RAM 36 is included in the preferred embodiment of the present invention. However, those skilled in the art will appreciate that theconfiguration CMOS RAM 36 may be eliminated and replaced entirely by theconfiguration ROM 44. Maintaining real-time clock and calendar functionality is then provided either by continued use of a battery or by relying on the presence of AC power to maintain the clock under normal circumstances. A capacitor could power the real-time clock during those most typical power outages that are of short duration. Alternatively, real-time clock and calendar functions can be provided by computer network servers and need not be included in individual PCs. - FIGS. 2A and 2B depict a computer system start-up
software routine 50 executed by themicroprocessor 12 and stored in theBIOS ROM 42 of thecomputer system 10 shown in FIG. 1. Upon receipt of a reset vector in astep 52, themicroprocessor 12 begins execution of the start-up routine 50. In the event the reset vector is associated with a warm start (in which case POST and system initialization routines are skipped), themicroprocessor 12 is routed to a conventional set ofwarm start instructions 54 via aconditional branch step 56. If a warm start is not indicated, a CMOS RAM status bit is checked in astep 58. The CMOS RAM status bit is well known to those skilled in the art, and when set to zero indicates that the battery has failed or been disconnected. Aconditional branch step 60 then routes the program sequence dependent upon the results of thestep 58. In the event the battery has not failed, the data validity of theconfiguration CMOS RAM 36 is tested in astep 62, typically by performing a checksum operation. If the CMOS RAM contents are valid, themicroprocessor 12 is directed to a sequence ofconventional operations 64 by aconditional branch step 66. The sequence ofoperations 64 continues system boot in a conventional manner. - If either the battery has failed or the results of the checksum operation indicate invalid data, the
microprocessor 12 then executes astep 68 in which the data content of theconfiguration ROM 44 is tested. Preferably, this test would also employ a checksum operation, as in thestep 62, although any of a variety of well-known error testing operations is acceptable. If the contents of theconfiguration ROM 44 are valid, aconditional branch step 70 directs themicroprocessor 12 to astep 74 in which the contents of theconfiguration ROM 44 are written to theconfiguration CMOS RAM 36. Time and date information must then be obtained from a user, a network, modem, etc., in astep 76. A status message may be displayed to the user in astep 78, and the sequence ofoperations 64 associated with continued system boot is then executed in a conventional manner. - If, however, the contents of the
configuration ROM 44 are not valid, the conditional branch in thestep 70 directs themicroprocessor 12 to a sequence of operations depicted in FIG. 2B. As in prior art computer systems, themicroprocessor 12 must then rely on basic system configuration default values stored in theBIOS ROM 42, and theconfiguration CMOS RAM 36 is written with these default values in astep 80. If certain of the system components respond to auto-identification commands, additional configuration default values may be computed and stored in theconfiguration CMOS RAM 36 in astep 82. Time and calendar information is then obtained in astep 84 from the user, network, modem, etc., and a status message to the user may be displayed in astep 86. - The user may then choose to change certain of the default configuration values or to continue system boot with the BIOS default values via a
conditional branch step 88. If the user wishes to continue system boot with the BIOS default values, theconditional branch step 88 directs themicroprocessor 12 to the sequence ofoperations 64. If, however, the user wishes to modify certain of the default values prior to continued system boot, the user may effect such modification in astep 90 by using a conventional setup utility program. Aconditional branch step 92 then allows the user to determine whether to program theconfiguration ROM 44 with the modified parameters contained in theconfiguration CMOS RAM 36. If so, the contents of theconfiguration CMOS RAM 36 are written to theconfiguration ROM 44 in astep 94, and the system boot is continued with the sequence ofoperations 64. If the user does not wish to program theconfiguration ROM 44, theconditional branch step 92 then directs themicroprocessor 12 to the sequence ofoperations 64 continuing system boot. - As described above, the preferred embodiment of a
computer system 10 according to the present invention includes aconfiguration CMOS RAM 36 for reasons of maintaining compatibility with present day computer systems and computer operating systems and/or other system management software routines. However, those skilled in the art will appreciate that theconfiguration CMOS RAM 36 can be eliminated and the computer system start-up routine 50 depicted in FIGS. 2A and 2B modified accordingly. In such a case, the steps 58-68 are eliminated and theconditional branch step 56 directs themicroprocessor 12 to thestep 70 if no warm start is indicated. Also, the steps 74-78 are eliminated and theconditional branch step 70 directs the microprocessor to the continuedsystem boot operations 64 if the contents of theconfiguration ROM 44 are valid. The modification and saving of basic system configuration default values, shown in FIG. 2B, is also changed similarly. - Those skilled in the art will appreciate that many of the individual steps depicted in FIGS. 2A and 2B and described above are in fact each a sequence of operations which are well known in the art. One skilled in the art would be able to program such operations in the described sequence to practice the present invention. The various operations associated with each of the steps depicted in FIGS. 2A and 2B are not part of, nor critical to, the invention. Therefore, a detailed description of these operations is not required. Similarly, each of the circuits whose function and interconnection is described above in connection with FIG. 1 is of a type known in the art, and one skilled in the art would be able to use such circuits in the described combination to practice the present invention. The internal details of these particular circuits are not part of, nor critical to, the invention, and a detailed description of the internal circuit operation need not be provided.
- It will be appreciated that, although an embodiment of the invention has been described above for purposes of illustration, numerous variations may be made without deviating from the spirit and scope of the invention. Those skilled in the art will appreciate that any number of well-known processor and bus types could be employed according to the present invention. Additionally, variations on the sequence of operations described in connection with FIGS. 2A and 2B is contemplated within the scope of the present invention. Accordingly, the invention is not limited except as by the appended claims.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/932,068 US6438687B2 (en) | 1997-10-30 | 2001-08-17 | Method and apparatus for improved storage of computer system configuration information |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/960,716 US6282640B1 (en) | 1996-10-23 | 1997-10-30 | Method for improved storage of computer system configuration information |
US09/932,068 US6438687B2 (en) | 1997-10-30 | 2001-08-17 | Method and apparatus for improved storage of computer system configuration information |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/960,716 Continuation US6282640B1 (en) | 1996-10-23 | 1997-10-30 | Method for improved storage of computer system configuration information |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010052067A1 true US20010052067A1 (en) | 2001-12-13 |
US6438687B2 US6438687B2 (en) | 2002-08-20 |
Family
ID=25503527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/932,068 Expired - Lifetime US6438687B2 (en) | 1997-10-30 | 2001-08-17 | Method and apparatus for improved storage of computer system configuration information |
Country Status (1)
Country | Link |
---|---|
US (1) | US6438687B2 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030023781A1 (en) * | 2001-07-25 | 2003-01-30 | Benhase Michael Thomas | Method for configuring system adapters |
US6601167B1 (en) * | 2000-01-14 | 2003-07-29 | Advanced Micro Devices, Inc. | Computer system initialization with boot program stored in sequential access memory, controlled by a boot loader to control and execute the boot program |
WO2004023299A2 (en) * | 2002-08-30 | 2004-03-18 | Philips Semiconductors Dresden Ag | Method for initialising programmable systems |
US20040236878A1 (en) * | 2003-05-20 | 2004-11-25 | Wei-Han Chang | Method of write-protecting a MAC address |
US20050157554A1 (en) * | 2004-01-20 | 2005-07-21 | Cannon Kabushiki Kaisha | Information processing apparatus including NAND flash memory, and information processing method for the same |
EP1605352A2 (en) * | 2004-06-07 | 2005-12-14 | Hewlett-Packard Development Company, L.P. | Locating environment variables in non-volatile memory |
US7003692B1 (en) * | 2002-05-24 | 2006-02-21 | Cisco Technology, Inc. | Dynamic configuration synchronization in support of a “hot” standby stateful switchover |
GB2424492A (en) * | 2005-03-02 | 2006-09-27 | Giga Byte Tech Co Ltd | Computer rapid boot and shutdown system and method |
US20070226370A1 (en) * | 2006-03-27 | 2007-09-27 | Cisco Technology, Inc. (A California Corporation) | Method and apparatus for managing foreign-owned fields in versioned messages |
US20070255934A1 (en) * | 2006-04-28 | 2007-11-01 | Dennis Lowell B | System and method for maintaining multiple information handling system configuration images |
US20080148037A1 (en) * | 2006-12-15 | 2008-06-19 | Rothman Michael A | Efficient platform initialization |
US20100088440A1 (en) * | 2008-10-03 | 2010-04-08 | Donald E Banks | Detecting and preventing the split-brain condition in redundant processing units |
CN101441575B (en) * | 2007-11-22 | 2011-10-05 | 英业达股份有限公司 | Regulation method for setting inner defined value of basic input output system and mainboard thereof |
CN102262569A (en) * | 2010-05-26 | 2011-11-30 | 深圳华北工控股份有限公司 | Control method for preventing system basic input output system (BIOS) instability caused by complementary metal oxide semiconductor (CMOS) improper setting |
US8423755B2 (en) | 2005-12-06 | 2013-04-16 | Samsung Electronics Co., Ltd. | Memory system and memory management method including the same |
CN104636224A (en) * | 2013-11-14 | 2015-05-20 | 中国长城计算机深圳股份有限公司 | Hardware debugging method and device |
CN106055066A (en) * | 2016-06-12 | 2016-10-26 | 合肥联宝信息技术有限公司 | Computer startup control device and computer startup method |
WO2016178720A1 (en) * | 2015-05-06 | 2016-11-10 | Elbit Systems Of America, Llc | Bios system with simulated cmos |
US20170322903A1 (en) * | 2014-07-29 | 2017-11-09 | Hewlett-Packard Development Company, L.P. | Default calibrated sensor module settings |
US20220283918A1 (en) * | 2021-03-02 | 2022-09-08 | Dell Products L.P. | Systems and methods for repairing corruption to bios boot critical memory variables |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2266223A1 (en) * | 1999-03-22 | 2000-09-22 | Virtual Access Ireland Limited | Apparatus and method for generating configuration data for a device to access a service |
US7065639B2 (en) * | 2000-12-29 | 2006-06-20 | Hewlett-Packard Development Company, L.P. | Utilization of SRAM in an execution of initialization code process upon system start up |
US6857065B2 (en) * | 2001-07-05 | 2005-02-15 | International Business Machines Corporation | System and method for system initializating a data processing system by selecting parameters from one of a user-defined input, a serial non-volatile memory and a parallel non-volatile memory |
US7017035B2 (en) * | 2002-10-02 | 2006-03-21 | Intel Corporation | Method and apparatus for using an ACPI NVS memory region as an alternative CMOS information area |
US7080246B2 (en) * | 2002-12-09 | 2006-07-18 | Intel Corporation | Firmware override handling system with default selection of a platform specific group or a customized group of hardware settings |
CN1262943C (en) * | 2002-12-19 | 2006-07-05 | 联想(北京)有限公司 | Method for automatically changing start sequence of computer |
US20050076277A1 (en) * | 2003-10-02 | 2005-04-07 | Erwin Thalmann | Test apparatus with static storage device and test method |
CN100357891C (en) * | 2003-11-10 | 2007-12-26 | 华邦电子股份有限公司 | Method for starting computer using a basic input /output system memory and structure |
US20060020844A1 (en) * | 2004-07-22 | 2006-01-26 | Gibbons Patrick L | Recovery of custom BIOS settings |
US7502958B2 (en) * | 2004-10-25 | 2009-03-10 | Hewlett-Packard Development Company, L.P. | System and method for providing firmware recoverable lockstep protection |
US7624302B2 (en) * | 2004-10-25 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | System and method for switching the role of boot processor to a spare processor responsive to detection of loss of lockstep in a boot processor |
US7627781B2 (en) * | 2004-10-25 | 2009-12-01 | Hewlett-Packard Development Company, L.P. | System and method for establishing a spare processor for recovering from loss of lockstep in a boot processor |
US7308566B2 (en) * | 2004-10-25 | 2007-12-11 | Hewlett-Packard Development Company, L.P. | System and method for configuring lockstep mode of a processor module |
US7818614B2 (en) * | 2004-10-25 | 2010-10-19 | Hewlett-Packard Development Company, L.P. | System and method for reintroducing a processor module to an operating system after lockstep recovery |
US7516359B2 (en) * | 2004-10-25 | 2009-04-07 | Hewlett-Packard Development Company, L.P. | System and method for using information relating to a detected loss of lockstep for determining a responsive action |
US7376761B2 (en) * | 2004-12-30 | 2008-05-20 | Intel Corporation | Configuration data management |
US8707017B2 (en) * | 2005-12-29 | 2014-04-22 | Intel Corporation | Method and system for managing core configuration information |
US20070277028A1 (en) * | 2006-05-26 | 2007-11-29 | Jamey Cates | Method and system for recovery from reprogramming failures in nonvolatile memory |
US8209527B2 (en) * | 2006-10-26 | 2012-06-26 | Samsung Electronics Co., Ltd. | Memory system and memory management method including the same |
US7676671B2 (en) * | 2006-10-31 | 2010-03-09 | Hewlett-Packard Development Company, L.P. | System for multi-profile boot selection of an embedded device |
JP4416813B2 (en) * | 2007-08-01 | 2010-02-17 | シャープ株式会社 | Image forming apparatus and method for changing basic setting value thereof |
TWI356300B (en) * | 2007-11-16 | 2012-01-11 | Inventec Corp | Method for adjusting setup default value of bios a |
US7971050B2 (en) * | 2007-12-13 | 2011-06-28 | Dell Products, Lp | Methods of using bios information when booting information handling systems and machine-executable code for carrying out the methods |
CN101571807A (en) * | 2008-04-28 | 2009-11-04 | 鸿富锦精密工业(深圳)有限公司 | System with firmware and starting method thereof |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9012949D0 (en) | 1989-08-25 | 1990-08-01 | Ibm | An apparatus and method for loading bios from a diskette in a personal computer system |
JP2772103B2 (en) | 1990-03-28 | 1998-07-02 | 株式会社東芝 | Computer system startup method |
US5307497A (en) | 1990-06-25 | 1994-04-26 | International Business Machines Corp. | Disk operating system loadable from read only memory using installable file system interface |
DE4215063C2 (en) | 1991-05-10 | 1999-11-25 | Intel Corp | Device and method for changing pages in a non-volatile memory |
US5388267A (en) | 1991-05-29 | 1995-02-07 | Dell Usa, L.P. | Method and apparatus for updating and restoring system BIOS functions while maintaining BIOS integrity |
US5327531A (en) | 1992-09-21 | 1994-07-05 | International Business Machines Corp. | Data processing system including corrupt flash ROM recovery |
US5657448A (en) | 1992-11-18 | 1997-08-12 | Canon Kabushiki Kaisha | System for an interactive network board remotely configurable by selecting from a plurality of functionality defining software, such as a printer server stored in prom |
US5664194A (en) | 1995-12-04 | 1997-09-02 | Metricom, Inc. | Method for autonomously transferring code to a computer without accessing local memory by the central processing unit |
US5822581A (en) | 1995-09-29 | 1998-10-13 | Intel Corporation | Method for CMOS configuration information storage and retrieval in flash |
US5938764A (en) | 1996-10-23 | 1999-08-17 | Micron Electronics, Inc. | Apparatus for improved storage of computer system configuration information |
-
2001
- 2001-08-17 US US09/932,068 patent/US6438687B2/en not_active Expired - Lifetime
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6601167B1 (en) * | 2000-01-14 | 2003-07-29 | Advanced Micro Devices, Inc. | Computer system initialization with boot program stored in sequential access memory, controlled by a boot loader to control and execute the boot program |
US20030023781A1 (en) * | 2001-07-25 | 2003-01-30 | Benhase Michael Thomas | Method for configuring system adapters |
US7130929B2 (en) * | 2001-07-25 | 2006-10-31 | International Business Machines Corporation | Method for configuring system adapters |
US7003692B1 (en) * | 2002-05-24 | 2006-02-21 | Cisco Technology, Inc. | Dynamic configuration synchronization in support of a “hot” standby stateful switchover |
WO2004023299A3 (en) * | 2002-08-30 | 2004-10-07 | Philips Semiconductors Dresden | Method for initialising programmable systems |
WO2004023299A2 (en) * | 2002-08-30 | 2004-03-18 | Philips Semiconductors Dresden Ag | Method for initialising programmable systems |
US20040236878A1 (en) * | 2003-05-20 | 2004-11-25 | Wei-Han Chang | Method of write-protecting a MAC address |
US20050157554A1 (en) * | 2004-01-20 | 2005-07-21 | Cannon Kabushiki Kaisha | Information processing apparatus including NAND flash memory, and information processing method for the same |
US7398425B2 (en) * | 2004-01-20 | 2008-07-08 | Canon Kabushiki Kaisha | Information processing apparatus including NAND flash memory, and information processing method for the same |
EP1605352A2 (en) * | 2004-06-07 | 2005-12-14 | Hewlett-Packard Development Company, L.P. | Locating environment variables in non-volatile memory |
EP1605352A3 (en) * | 2004-06-07 | 2007-12-26 | Hewlett-Packard Development Company, L.P. | Locating environment variables in non-volatile memory |
GB2424492A (en) * | 2005-03-02 | 2006-09-27 | Giga Byte Tech Co Ltd | Computer rapid boot and shutdown system and method |
GB2424492B (en) * | 2005-03-02 | 2007-02-14 | Giga Byte Tech Co Ltd | Computer rapid boot and shutdown system and method |
US8984237B2 (en) | 2005-12-06 | 2015-03-17 | Samsung Electronics Co., Ltd. | Memory system and memory management method including the same |
US8423755B2 (en) | 2005-12-06 | 2013-04-16 | Samsung Electronics Co., Ltd. | Memory system and memory management method including the same |
KR101275752B1 (en) * | 2005-12-06 | 2013-06-17 | 삼성전자주식회사 | Memory system and booting method thereof |
US7594034B2 (en) | 2006-03-27 | 2009-09-22 | Cisco Technology, Inc. | Managing foreign-owned fields in versioned messages |
US20070226370A1 (en) * | 2006-03-27 | 2007-09-27 | Cisco Technology, Inc. (A California Corporation) | Method and apparatus for managing foreign-owned fields in versioned messages |
US20070255934A1 (en) * | 2006-04-28 | 2007-11-01 | Dennis Lowell B | System and method for maintaining multiple information handling system configuration images |
US7577829B2 (en) | 2006-04-28 | 2009-08-18 | Dell Products L.P. | System and method for maintaining multiple information handling system configuration images |
US20080148037A1 (en) * | 2006-12-15 | 2008-06-19 | Rothman Michael A | Efficient platform initialization |
CN101441575B (en) * | 2007-11-22 | 2011-10-05 | 英业达股份有限公司 | Regulation method for setting inner defined value of basic input output system and mainboard thereof |
US8006129B2 (en) | 2008-10-03 | 2011-08-23 | Cisco Technology, Inc. | Detecting and preventing the split-brain condition in redundant processing units |
US20100088440A1 (en) * | 2008-10-03 | 2010-04-08 | Donald E Banks | Detecting and preventing the split-brain condition in redundant processing units |
CN102262569A (en) * | 2010-05-26 | 2011-11-30 | 深圳华北工控股份有限公司 | Control method for preventing system basic input output system (BIOS) instability caused by complementary metal oxide semiconductor (CMOS) improper setting |
CN104636224A (en) * | 2013-11-14 | 2015-05-20 | 中国长城计算机深圳股份有限公司 | Hardware debugging method and device |
US20170322903A1 (en) * | 2014-07-29 | 2017-11-09 | Hewlett-Packard Development Company, L.P. | Default calibrated sensor module settings |
US10423569B2 (en) * | 2014-07-29 | 2019-09-24 | Hewlett-Packard Development Company, L.P. | Default calibrated sensor module settings |
WO2016178720A1 (en) * | 2015-05-06 | 2016-11-10 | Elbit Systems Of America, Llc | Bios system with simulated cmos |
US9983885B2 (en) | 2015-05-06 | 2018-05-29 | Elbit Systems Of America, Llc | BIOS system with non-volatile data memory |
US10613872B2 (en) | 2015-05-06 | 2020-04-07 | Elbit Systems Of America, Llc | Memory system with simulated memory process |
CN106055066A (en) * | 2016-06-12 | 2016-10-26 | 合肥联宝信息技术有限公司 | Computer startup control device and computer startup method |
CN106055066B (en) * | 2016-06-12 | 2019-02-19 | 合肥联宝信息技术有限公司 | The starting method of computer starting control device and computer |
US20220283918A1 (en) * | 2021-03-02 | 2022-09-08 | Dell Products L.P. | Systems and methods for repairing corruption to bios boot critical memory variables |
US11599436B2 (en) * | 2021-03-02 | 2023-03-07 | Dell Products L.P. | Systems and methods for repairing corruption to BIOS boot critical memory variables |
Also Published As
Publication number | Publication date |
---|---|
US6438687B2 (en) | 2002-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6282640B1 (en) | Method for improved storage of computer system configuration information | |
US6438687B2 (en) | Method and apparatus for improved storage of computer system configuration information | |
US5878256A (en) | Method and apparatus for providing updated firmware in a data processing system | |
US5826075A (en) | Automated programmable fireware store for a personal computer system | |
US5815706A (en) | Computer system with plug-in override of system ROM | |
US6073206A (en) | Method for flashing ESCD and variables into a ROM | |
EP1938200B1 (en) | Initialization of flash storage via an embedded controller | |
US6442067B1 (en) | Recovery ROM for array controllers | |
US6282643B1 (en) | Computer system having flash memory BIOS which can be accessed remotely while protected mode operating system is running | |
US5022077A (en) | Apparatus and method for preventing unauthorized access to BIOS in a personal computer system | |
US5987536A (en) | Computer system having flash memory bios which can be accessed while protected mode operating system is running | |
US6308265B1 (en) | Protection of boot block code while allowing write accesses to the boot block | |
US6158000A (en) | Shared memory initialization method for system having multiple processor capability | |
US6732280B1 (en) | Computer system performing machine specific tasks before going to a low power state | |
EP0909416B1 (en) | Method and apparatus for providing improved diagnostic functions in a computer system | |
US6336176B1 (en) | Memory configuration data protection | |
US20060242398A1 (en) | Booting from non-volatile memory | |
US6405320B1 (en) | Computer system performing machine specific tasks before going to a low power state | |
US8595552B2 (en) | Reset method and monitoring apparatus | |
JPH05346900A (en) | Data processing system and method for operating data processing system | |
US5809330A (en) | Conflict free PC in which only the I/O address of internal device is change when it is determined that the I/O address is overlap by expansion device | |
US6363492B1 (en) | Computer method and apparatus to force boot block recovery | |
US6405311B1 (en) | Method for storing board revision | |
CN111949320B (en) | Method, system and server for providing system data | |
US5732281A (en) | Programmable power management circuit for a power supply in a computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |