US20020025636A1 - Field effect transitor with non-floating body and method for forming same on a bulk silicon wafer - Google Patents
Field effect transitor with non-floating body and method for forming same on a bulk silicon wafer Download PDFInfo
- Publication number
- US20020025636A1 US20020025636A1 US09/421,305 US42130599A US2002025636A1 US 20020025636 A1 US20020025636 A1 US 20020025636A1 US 42130599 A US42130599 A US 42130599A US 2002025636 A1 US2002025636 A1 US 2002025636A1
- Authority
- US
- United States
- Prior art keywords
- region
- silicon substrate
- central channel
- substrate
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 56
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 56
- 239000010703 silicon Substances 0.000 title claims abstract description 56
- 238000000034 method Methods 0.000 title claims abstract description 23
- 230000005669 field effect Effects 0.000 title claims abstract description 17
- 238000007667 floating Methods 0.000 title abstract description 6
- 239000000758 substrate Substances 0.000 claims abstract description 63
- 239000012212 insulator Substances 0.000 claims abstract description 16
- 230000008878 coupling Effects 0.000 claims abstract description 5
- 238000010168 coupling process Methods 0.000 claims abstract description 5
- 238000005859 coupling reaction Methods 0.000 claims abstract description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 50
- 239000004065 semiconductor Substances 0.000 claims description 32
- 239000010410 layer Substances 0.000 claims description 21
- 235000012239 silicon dioxide Nutrition 0.000 claims description 21
- 239000000377 silicon dioxide Substances 0.000 claims description 21
- 238000005530 etching Methods 0.000 claims description 14
- 238000005229 chemical vapour deposition Methods 0.000 claims description 5
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 4
- 210000000746 body region Anatomy 0.000 claims description 4
- 239000011241 protective layer Substances 0.000 claims description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 3
- 230000000694 effects Effects 0.000 abstract description 5
- 238000009825 accumulation Methods 0.000 abstract 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 25
- 229910052581 Si3N4 Inorganic materials 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 4
- 150000001875 compounds Chemical class 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 1
- CPELXLSAUQHCOX-UHFFFAOYSA-N Hydrogen bromide Chemical compound Br CPELXLSAUQHCOX-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
Definitions
- the present invention relates generally to silicon on insulator (SOI) field effect transistor structures, and more specifically to such structures formed on a conventional silicon bulk wafer.
- SOI silicon on insulator
- MOS metal-oxide-semiconductor
- FETs field effect transistors
- CMOS complimentary metal oxide semiconductor
- junction capacitance between the source/drain and the bulk substrate and “off” state leakage from the drain to the source both increase power consumption. Junction capacitance also slows the speed at which a device using such transistors can operate.
- SOI field effect transistors suffer from floating body effects.
- the floating body effect occurs because the channel, or body, of the transistor is not connected to a fixed potential and, therefore the body takes on charge based on recent operation of the transistor.
- the floating body effect causes the current-to-voltage curve for the transistor to distort or kink, which in turn causes the threshold voltage for operating the transistor to fluctuate.
- passgate devices such as those used in dynamic random access memory (DRAM) wherein it is critical that the threshold voltage remain fixed such that the transistor remains in the “Off” position to prevent charge leakage from the storage capacitor.
- a first object of this invention is to provide a method of forming a field effect transistor on a semiconductor substrate which includes etching an insulating trench around the perimeter of an active region of said transistor to isolate the active region from other structures on said substrate and etching an insulating undercut in the bottom of the insulating trench to isolate at least a portion of the bottom surface of the active region from the substrate.
- Portions of the active region may be doped to form each of a source region and a drain region on opposing sides of a central channel region.
- the insulating undercut may isolate at least a portion of both the source region and the drain region from the silicon substrate. Furthermore, the insulating undercut may isolate at least a portion of the central channel region from the silicon substrate.
- Etching the undercut includes: a) forming a protective layer on the side walls and bottom of the trench; b) performing a vertical anisotropic etch of said layer to remove such layer to expose silicon substrate at the bottom of the trench; and c) performing an isotropic etch of the silicon substrate to form said undercut.
- the isotropic etch may be performed using a KOH wet etch.
- the protective layer may be silicon dioxide and filling the undercut may include performing a chemical vapor deposition using at least one of SiH4 and TEOS.
- a second object of this invention is to provide a field effect transistor formed on a semiconductor substrate which includes an active region, including a central channel region and a source region and a drain region disposed on opposite sides of said central channel region, a bridge region, with a cross section area smaller than a cross section of the active region, consecutively coupling the central channel region with said semiconductor substrate; and an insulator isolating said active region and said bridge region from other structures formed on said semiconductor substrate.
- the central channel region, the bridge region, and the semiconductor substrate may all be the same conductivity and the source region and drain region may be of an opposite conductivity.
- the insulator may extend under a bottom surface of the active region to at least partially isolate the source region and the drain region from the silicon substrate such that the semiconductor junctions between the source region and the silicon substrate and the drain region and the silicon substrate are at least one of reduced in size or eliminated.
- the insulator may be silicon dioxide.
- a third object of this invention is to provide a semiconductor device including a plurality of field effect transistors formed on a semiconductor substrate, each transistor including: a) an active region, including a central channel region and a source region and a drain region each on opposing sides of the central channel region; b) a bridge region, with a cross section area smaller than a cross section of the active body region, conductively coupling the central channel region with said semiconductor substrate; and c) an insulator isolating said active body region and said bridge region from at least one other of said plurality of transistors.
- the central channel region, the bridge region, and the semiconductor substrate all may be the same conductivity and the source region and drain region may be of an opposite conductivity.
- the insulator may extend under a bottom surface of the active region to at least partially isolate the source region and the drain region from the silicon substrate such that the semiconductor junctions between the source region and the silicon substrate and the drain region and the silicon substrate are at least one of reduced in size or eliminated.
- the insulator isolating at least two of the plurality of transistors may be silicon dioxide.
- FIG. 1 is a perspective view, partially cut away, of a field effect transistor (FET) formed on silicon substrate in accordance with this invention.
- FET field effect transistor
- FIG. 2 is a cross sectional view of a first step in the fabrication of the FET of this invention.
- FIG. 3 is a cross sectional view of a second step in the fabrication of the FET of this invention.
- FIG. 4 is a cross sectional view of a third step in the fabrication of the FET of this invention.
- FIG. 5 is a cross sectional view of a fourth step in the fabrication of the FET of this invention.
- FIG. 6 is a cross sectional view of a fifth step in the fabrication of the FET of this invention.
- FIG. 7 is a cross sectional view of a sixth step in the fabrication of the FET of this invention.
- FIG. 8 is a cross sectional view of a seventh step in the fabrication of the FET of this invention.
- FIG. 9 is a cross sectional view of a eighth step in the fabrication of the FET of this invention.
- FIG. 10 is a cross sectional view of the FET of this invention.
- an active region 48 of a field effect transistor 10 of this invention includes a channel region 26 , a source region 28 , and a drain region 30 .
- the channel region 26 is preferably P-conductivity silicon while the source region 28 and the drain region 30 are each N-conductivity silicon to form two semiconductor junctions 40 and 42 .
- the channel region 26 may be N-conductivity silicon while each of the source region 28 and the drain region 30 are P-conductivity silicon.
- the active region is isolated by an insulating trench 32 which has side walls 16 forming the perimeter 22 of the active region 48 of the FET 10 .
- the insulating trench 32 insulates the active region 48 from other structures formed in the silicon substrate 12 .
- the insulating trench 32 includes under cut regions 20 which form the bottom surface 24 of the active region 48 and form the sidewalls 14 of a bridge region 36 which electrically couples the channel region 26 of the active region 48 to the bulk silicon substrate 12 .
- the active region 38 and the bridge region 36 together form the body 34 of the FET 10 of this invention.
- the bridge region 36 electrically couples the channel region 26 to the bulk silicon substrate 12 , the channel region 26 potential will always remain at the potential of the silicon substrate 12 and can not accumulate a charge, or float, based on historical operation of the FET 10 . It should also be appreciated that because the insulating trench 32 includes undercut regions 20 , the cross sectional area of the bridge region 36 is significantly smaller than the cross sectional area of the active region 48 and therefore there is no semiconductor junction, or minimal sized semiconductor junction, between either the source region 28 or the drain region 30 and the silicon substrate 12 thereby reducing junction capacitance.
- a silicon nitride layer 18 approximately 1,500-2,000 Angstroms thick is formed on top of a thin layer of oxide (not shown) approximately 150-200 on the top surface of the bulk silicon substrate 12 as shown in FIG. 2.
- the silicon nitride 18 is patterned and etched to form a silicon nitride mask over the active region 48 while exposing the silicon substrate in the areas where insulating trench 32 is to be formed as shown in FIG. 3.
- Patterning and etching the silicon nitride 18 to form the silicon nitride mask is performed using conventional photolithography techniques wherein 1) a layer of a UV sensitive photoresist layer is applied to the surface of the silicon nitride 18 ; 2) a UV illumination source and reticle provide collimated light to expose and pattern the photoresist; 3) A developer solution hardens the unexposed areas of the photoresist while the UV light dissolves and the developer washes away the exposed portions thereby leaving the exposed portions as a mask on the surface of the silicon nitride 18 ; And 4) a dry etch with an etching compound that etches silicon nitride while not etching the photoresist removes the silicon nitride layer 18 in the areas that are not masked with the photoresist thereby creating the silicon nitride mask.
- the unmasked portions of the silicon substrate 12 are etched away to a depth of approximately 2,000-4,000 Angstroms to form an open trench 38 as shown in FIG. 4.
- the open trench 38 will later be filled with silicon dioxide to become the insulating trench 32 described in the discussion of FIG. 1.
- the etching process for the silicon substrate is typically an anisotropic dry etch using hydrogen bromide (HBr) which has selectivity characteristics such that it etches the silicon substrate 12 but not the silicon nitride 18 .
- HBr hydrogen bromide
- a fourth step in the fabrication of the FET 10 of this invention includes depositing a layer of silicon dioxide 44 , approximately 500-1,000 Angstroms in depth, across all exposed surfaces of the wafer including the across the top of the silicon nitride layer 18 and on the sidewalls and bottom of open trench 38 as shown in FIG. 5.
- Depositing the layer of silicon dioxide 44 is typically performed using a conventional chemical vapor deposition (CVD) process with a gas such as SiH4.
- CVD chemical vapor deposition
- a vertical anisotropic etch of the silicon dioxide layer 44 removes such silicon dioxide from all horizontal surfaces, including the top surface of the silicon nitride 18 and the bottom of open trench 38 .
- An example of a vertical anisotropic etch includes a plasma etch using CHF3. It should be appreciated that such an etching technique removes an even thickness of the silicon dioxide layer in a vertical dimension such that the net result of the vertical etch is that a layer of silicon dioxide remains on the side walls 16 of the open trench 38 while the bottom of trench 38 is exposed silicon substrate 12 .
- an isotropic etch of the bulk silicon at the bottom of the open trench 38 is performed to remove approximately 1,000-2,000 Angstroms of material in both the horizontal and vertical dimensions to form an open undercut 46 which in a subsequent step will be filled with silicon dioxide to form the undercut region 20 of the insulating trench 32 as shown in FIG. 7.
- This isototropic etching step is preferably a known KOH wet etch. It should be appreciated that such an etching compound must be chosen with selectivity characteristics such that it will rapidly etch the exposed silicon substrate 12 but will not materially etch the silicon dioxide coating 44 on the sidewalls of the open trench 38 .
- undercut regions 20 define the bottom surface 24 of the active region 48 and the side walls 14 of the bridge region 36 .
- the open trench 38 is filled with silicon dioxide to form insulating trench 32 .
- Filling the open trench 38 preferably uses a known CVD process using a gas such as SiH4 or TEOS.
- the surface of the wafer is polished using a chemical mechanical polish (CMP) to remove any excess silicon dioxide layer and the remaining silicon nitride mask as shown in FIG. 8.
- CMP chemical mechanical polish
- a layer of silicon dioxide 50 serving as the gate oxide layer, and a polysilicon gate 52 are formed on the top surface of the substrate.
- the silicon dioxide 50 is typically grown on the surface of the active region 48 using a thermal oxidation process and the polysilicon layer is deposited on top of the silicon dioxide layer 50 using a low pressure chemical vapor deposition (LPCVD) process.
- LPCVD low pressure chemical vapor deposition
- the polysilicon layer is then patterned and etched using the photolithography method discussed earlier to define and mask the channel region of the FET 10 in a known self alligning gate, source and drain process as shown in FIG. 9.
- the portions of the silicon substrate on opposing sides of the P-type silicon in the channel region of the FET 10 that are not masked by the gate applied in the 7 th step are doped into N-type silicon.
- Doping is typically performed using Ion implantation techniques. Ions of dopant such as arsenic 54 are accelerated to a high velocity in an electric field and impinge on the target wafer. Because the ions cannot penetrate the poly-silicon gate, the poly-silicon gate effectively operates as a mask which results in doping only the exposed source region 28 , the drain region 30 , and the polysilicon gate 52 as shown in FIG. 10.
Abstract
Description
- The present invention relates generally to silicon on insulator (SOI) field effect transistor structures, and more specifically to such structures formed on a conventional silicon bulk wafer.
- Conventional or bulk semiconductor devices are formed in semiconductive material by implanting a well of either P-type or N-type conductivity silicon in a silicon substrate wafer of the opposite conductivity. Gates and source/drain diffusions are then manufactured using commonly known processes. These form devices known as metal-oxide-semiconductor (MOS) field effect transistors (FETs). When a given chip uses both P-type and N-type, it is known as a complimentary metal oxide semiconductor (CMOS). Each of these transistors must be electrically isolated from the others in order to avoid shorting the circuits. A relatively large amount of surface area is needed for the electrical isolation of the various transistors. This is undesirable for the current industry goals for size reduction. Additionally, junction capacitance between the source/drain and the bulk substrate and “off” state leakage from the drain to the source both increase power consumption. Junction capacitance also slows the speed at which a device using such transistors can operate. These problems result in difficulties in reducing the size, power consumption, and voltage of CMOS technology devices.
- In order to deal with the junction capacitance problem, silicon on insulator technology (SOI) has been gaining popularity. However, SOI field effect transistors suffer from floating body effects. The floating body effect occurs because the channel, or body, of the transistor is not connected to a fixed potential and, therefore the body takes on charge based on recent operation of the transistor. The floating body effect causes the current-to-voltage curve for the transistor to distort or kink, which in turn causes the threshold voltage for operating the transistor to fluctuate. This problem is particular apparent for passgate devices such as those used in dynamic random access memory (DRAM) wherein it is critical that the threshold voltage remain fixed such that the transistor remains in the “Off” position to prevent charge leakage from the storage capacitor.
- Accordingly, there is a strong need in the art for a semiconductor field effect transistor structure, and a method for forming such structure, that includes the low junction capacitance and low “off” state leakage characteristics of the SOI FET but does not suffer the disadvantages of a floating body potential.
- A first object of this invention is to provide a method of forming a field effect transistor on a semiconductor substrate which includes etching an insulating trench around the perimeter of an active region of said transistor to isolate the active region from other structures on said substrate and etching an insulating undercut in the bottom of the insulating trench to isolate at least a portion of the bottom surface of the active region from the substrate. Portions of the active region may be doped to form each of a source region and a drain region on opposing sides of a central channel region. The insulating undercut may isolate at least a portion of both the source region and the drain region from the silicon substrate. Furthermore, the insulating undercut may isolate at least a portion of the central channel region from the silicon substrate.
- Etching the undercut includes: a) forming a protective layer on the side walls and bottom of the trench; b) performing a vertical anisotropic etch of said layer to remove such layer to expose silicon substrate at the bottom of the trench; and c) performing an isotropic etch of the silicon substrate to form said undercut. The isotropic etch may be performed using a KOH wet etch. The protective layer may be silicon dioxide and filling the undercut may include performing a chemical vapor deposition using at least one of SiH4 and TEOS.
- A second object of this invention is to provide a field effect transistor formed on a semiconductor substrate which includes an active region, including a central channel region and a source region and a drain region disposed on opposite sides of said central channel region, a bridge region, with a cross section area smaller than a cross section of the active region, consecutively coupling the central channel region with said semiconductor substrate; and an insulator isolating said active region and said bridge region from other structures formed on said semiconductor substrate. The central channel region, the bridge region, and the semiconductor substrate may all be the same conductivity and the source region and drain region may be of an opposite conductivity. The insulator may extend under a bottom surface of the active region to at least partially isolate the source region and the drain region from the silicon substrate such that the semiconductor junctions between the source region and the silicon substrate and the drain region and the silicon substrate are at least one of reduced in size or eliminated. The insulator may be silicon dioxide.
- A third object of this invention is to provide a semiconductor device including a plurality of field effect transistors formed on a semiconductor substrate, each transistor including: a) an active region, including a central channel region and a source region and a drain region each on opposing sides of the central channel region; b) a bridge region, with a cross section area smaller than a cross section of the active body region, conductively coupling the central channel region with said semiconductor substrate; and c) an insulator isolating said active body region and said bridge region from at least one other of said plurality of transistors. The central channel region, the bridge region, and the semiconductor substrate all may be the same conductivity and the source region and drain region may be of an opposite conductivity. The insulator may extend under a bottom surface of the active region to at least partially isolate the source region and the drain region from the silicon substrate such that the semiconductor junctions between the source region and the silicon substrate and the drain region and the silicon substrate are at least one of reduced in size or eliminated. The insulator isolating at least two of the plurality of transistors may be silicon dioxide.
- FIG. 1 is a perspective view, partially cut away, of a field effect transistor (FET) formed on silicon substrate in accordance with this invention.
- FIG. 2 is a cross sectional view of a first step in the fabrication of the FET of this invention.
- FIG. 3 is a cross sectional view of a second step in the fabrication of the FET of this invention.
- FIG. 4 is a cross sectional view of a third step in the fabrication of the FET of this invention.
- FIG. 5 is a cross sectional view of a fourth step in the fabrication of the FET of this invention.
- FIG. 6 is a cross sectional view of a fifth step in the fabrication of the FET of this invention.
- FIG. 7 is a cross sectional view of a sixth step in the fabrication of the FET of this invention.
- FIG. 8 is a cross sectional view of a seventh step in the fabrication of the FET of this invention.
- FIG. 9 is a cross sectional view of a eighth step in the fabrication of the FET of this invention.
- FIG. 10 is a cross sectional view of the FET of this invention.
- The present invention will now be described in detail with reference to the drawings. In the drawings, like reference numerals are used to refer to like elements throughout.
- Referring to FIG. 1, it can be seen that an
active region 48 of afield effect transistor 10 of this invention includes achannel region 26, asource region 28, and adrain region 30. In the exemplary embodiment of this invention, thechannel region 26 is preferably P-conductivity silicon while thesource region 28 and thedrain region 30 are each N-conductivity silicon to form twosemiconductor junctions 40 and 42. However, in accordance with known silicon technology, thechannel region 26 may be N-conductivity silicon while each of thesource region 28 and thedrain region 30 are P-conductivity silicon. The active region is isolated by aninsulating trench 32 which has side walls 16 forming theperimeter 22 of theactive region 48 of the FET 10. Theinsulating trench 32 insulates theactive region 48 from other structures formed in thesilicon substrate 12. Theinsulating trench 32 includes undercut regions 20 which form thebottom surface 24 of theactive region 48 and form thesidewalls 14 of abridge region 36 which electrically couples thechannel region 26 of theactive region 48 to thebulk silicon substrate 12. Theactive region 38 and thebridge region 36 together form thebody 34 of theFET 10 of this invention. - It should be appreciated that because the
bridge region 36 electrically couples thechannel region 26 to thebulk silicon substrate 12, thechannel region 26 potential will always remain at the potential of thesilicon substrate 12 and can not accumulate a charge, or float, based on historical operation of theFET 10. It should also be appreciated that because theinsulating trench 32 includesundercut regions 20, the cross sectional area of thebridge region 36 is significantly smaller than the cross sectional area of theactive region 48 and therefore there is no semiconductor junction, or minimal sized semiconductor junction, between either thesource region 28 or thedrain region 30 and thesilicon substrate 12 thereby reducing junction capacitance. - The first step in fabricating the FET of this invention a
silicon nitride layer 18 approximately 1,500-2,000 Angstroms thick is formed on top of a thin layer of oxide (not shown) approximately 150-200 on the top surface of thebulk silicon substrate 12 as shown in FIG. 2. - In a second step, the
silicon nitride 18 is patterned and etched to form a silicon nitride mask over theactive region 48 while exposing the silicon substrate in the areas whereinsulating trench 32 is to be formed as shown in FIG. 3. Patterning and etching thesilicon nitride 18 to form the silicon nitride mask is performed using conventional photolithography techniques wherein 1) a layer of a UV sensitive photoresist layer is applied to the surface of thesilicon nitride 18; 2) a UV illumination source and reticle provide collimated light to expose and pattern the photoresist; 3) A developer solution hardens the unexposed areas of the photoresist while the UV light dissolves and the developer washes away the exposed portions thereby leaving the exposed portions as a mask on the surface of thesilicon nitride 18; And 4) a dry etch with an etching compound that etches silicon nitride while not etching the photoresist removes thesilicon nitride layer 18 in the areas that are not masked with the photoresist thereby creating the silicon nitride mask. - In a third step in the fabrication of the FET of this invention the unmasked portions of the silicon substrate12 (e.g. the portions where the silicon nitride mask has been etched away in the second step) are etched away to a depth of approximately 2,000-4,000 Angstroms to form an
open trench 38 as shown in FIG. 4. Theopen trench 38 will later be filled with silicon dioxide to become theinsulating trench 32 described in the discussion of FIG. 1. The etching process for the silicon substrate is typically an anisotropic dry etch using hydrogen bromide (HBr) which has selectivity characteristics such that it etches thesilicon substrate 12 but not thesilicon nitride 18. - A fourth step in the fabrication of the
FET 10 of this invention includes depositing a layer ofsilicon dioxide 44, approximately 500-1,000 Angstroms in depth, across all exposed surfaces of the wafer including the across the top of thesilicon nitride layer 18 and on the sidewalls and bottom ofopen trench 38 as shown in FIG. 5. Depositing the layer ofsilicon dioxide 44 is typically performed using a conventional chemical vapor deposition (CVD) process with a gas such as SiH4. - Following the deposit of the
silicon dioxide 44, a vertical anisotropic etch of thesilicon dioxide layer 44 removes such silicon dioxide from all horizontal surfaces, including the top surface of thesilicon nitride 18 and the bottom ofopen trench 38. An example of a vertical anisotropic etch includes a plasma etch using CHF3. It should be appreciated that such an etching technique removes an even thickness of the silicon dioxide layer in a vertical dimension such that the net result of the vertical etch is that a layer of silicon dioxide remains on the side walls 16 of theopen trench 38 while the bottom oftrench 38 is exposedsilicon substrate 12. - In the sixth step in the fabrication of the
FET 10 of this invention an isotropic etch of the bulk silicon at the bottom of theopen trench 38 is performed to remove approximately 1,000-2,000 Angstroms of material in both the horizontal and vertical dimensions to form an open undercut 46 which in a subsequent step will be filled with silicon dioxide to form the undercutregion 20 of the insulatingtrench 32 as shown in FIG. 7. This isototropic etching step is preferably a known KOH wet etch. It should be appreciated that such an etching compound must be chosen with selectivity characteristics such that it will rapidly etch the exposedsilicon substrate 12 but will not materially etch thesilicon dioxide coating 44 on the sidewalls of theopen trench 38. Note that undercutregions 20 define thebottom surface 24 of theactive region 48 and theside walls 14 of thebridge region 36. - Following the creation of the undercut
regions 20, theopen trench 38 is filled with silicon dioxide to form insulatingtrench 32. Filling theopen trench 38 preferably uses a known CVD process using a gas such as SiH4 or TEOS. After filling theopen trench 38, the surface of the wafer is polished using a chemical mechanical polish (CMP) to remove any excess silicon dioxide layer and the remaining silicon nitride mask as shown in FIG. 8. - In a seventh step, a layer of silicon dioxide50, serving as the gate oxide layer, and a
polysilicon gate 52 are formed on the top surface of the substrate. The silicon dioxide 50 is typically grown on the surface of theactive region 48 using a thermal oxidation process and the polysilicon layer is deposited on top of the silicon dioxide layer 50 using a low pressure chemical vapor deposition (LPCVD) process. The polysilicon layer is then patterned and etched using the photolithography method discussed earlier to define and mask the channel region of theFET 10 in a known self alligning gate, source and drain process as shown in FIG. 9. - In the eighth step, the portions of the silicon substrate on opposing sides of the P-type silicon in the channel region of the
FET 10 that are not masked by the gate applied in the 7th step are doped into N-type silicon. Doping is typically performed using Ion implantation techniques. Ions of dopant such as arsenic 54 are accelerated to a high velocity in an electric field and impinge on the target wafer. Because the ions cannot penetrate the poly-silicon gate, the poly-silicon gate effectively operates as a mask which results in doping only the exposedsource region 28, thedrain region 30, and thepolysilicon gate 52 as shown in FIG. 10. - Although the invention has been shown and described with respect to certain preferred embodiments, it is obvious that equivalents and modifications will occur to others skilled in the art upon the reading and understanding of the specification. For example, in the exemplary embodiment, two masking steps are used to mask and etch the
open trench regions 38. A photoresist mask is used to create a silicon nitride mask which in turn effects the etching of theopen trenches 38. Those skilled in the art will appreciate that if a compound is selective between the photoresist and the silicon substrate (e.g. etches the silicon substrate while not materially effecting a photoresist mask.) the photoresist mask may be used to directly etch the open trenches in the silicon substrate. The present invention includes all such equivalents and modifications, and is limited only by the scope of the following claims.
Claims (15)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/421,305 US6376286B1 (en) | 1999-10-20 | 1999-10-20 | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
PCT/US2000/026165 WO2001029897A1 (en) | 1999-10-20 | 2000-09-21 | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
JP2001531145A JP2003512724A (en) | 1999-10-20 | 2000-09-21 | Field effect transistor with non-floating body and method for forming the transistor on a bulk silicon wafer |
EP00963752A EP1173892A1 (en) | 1999-10-20 | 2000-09-21 | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
KR1020017007803A KR100670226B1 (en) | 1999-10-20 | 2000-09-21 | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
TW089121771A TW476138B (en) | 1999-10-20 | 2000-10-18 | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/421,305 US6376286B1 (en) | 1999-10-20 | 1999-10-20 | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020025636A1 true US20020025636A1 (en) | 2002-02-28 |
US6376286B1 US6376286B1 (en) | 2002-04-23 |
Family
ID=23669987
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/421,305 Expired - Lifetime US6376286B1 (en) | 1999-10-20 | 1999-10-20 | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
Country Status (6)
Country | Link |
---|---|
US (1) | US6376286B1 (en) |
EP (1) | EP1173892A1 (en) |
JP (1) | JP2003512724A (en) |
KR (1) | KR100670226B1 (en) |
TW (1) | TW476138B (en) |
WO (1) | WO2001029897A1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060102979A1 (en) * | 2003-06-18 | 2006-05-18 | Dongbuanam Semiconductor Inc. | STI structure and fabricating methods thereof |
WO2006117734A1 (en) * | 2005-05-03 | 2006-11-09 | Nxp B.V. | Method of manufacturing a semiconductor device and semiconductor device obtained by means of said method |
US20070281488A1 (en) * | 2006-06-02 | 2007-12-06 | Wells David H | Methods of fabricating intermediate semiconductor structures by selectively etching pockets of implanted silicon |
US20070278183A1 (en) * | 2006-06-02 | 2007-12-06 | Whonchee Lee | Wet etch suitable for creating square cuts in si and resulting structures |
US20070281493A1 (en) * | 2006-06-02 | 2007-12-06 | Janos Fucsko | Methods of shaping vertical single crystal silicon walls and resulting structures |
US20090156009A1 (en) * | 2007-12-12 | 2009-06-18 | Tomomitsu Risaki | Method for manufacturing semiconductor device |
US20090325359A1 (en) * | 2008-06-30 | 2009-12-31 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit system employing a modified isolation structure |
US20110037098A1 (en) * | 2009-08-17 | 2011-02-17 | Samsung Electronics Co., Ltd. | Substrate structures and methods of manufacturing the same |
US9500946B2 (en) * | 2015-01-29 | 2016-11-22 | Tel Epion Inc. | Sidewall spacer patterning method using gas cluster ion beam |
WO2018212777A1 (en) * | 2017-05-19 | 2018-11-22 | Intel Corporation | Profile engineering of iii-n transistors to reduce contact resistance to 2deg |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6599789B1 (en) * | 2000-11-15 | 2003-07-29 | Micron Technology, Inc. | Method of forming a field effect transistor |
US6313008B1 (en) * | 2001-01-25 | 2001-11-06 | Chartered Semiconductor Manufacturing Inc. | Method to form a balloon shaped STI using a micro machining technique to remove heavily doped silicon |
US7071043B2 (en) * | 2002-08-15 | 2006-07-04 | Micron Technology, Inc. | Methods of forming a field effect transistor having source/drain material over insulative material |
US6717216B1 (en) * | 2002-12-12 | 2004-04-06 | International Business Machines Corporation | SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device |
US6936522B2 (en) * | 2003-06-26 | 2005-08-30 | International Business Machines Corporation | Selective silicon-on-insulator isolation structure and method |
US6958516B2 (en) | 2004-01-08 | 2005-10-25 | International Business Machines Corporation | Discriminative SOI with oxide holes underneath DC source/drain |
KR100584776B1 (en) * | 2004-03-05 | 2006-05-29 | 삼성전자주식회사 | Method of forming active structure, isolation and MOS transistor |
US7538389B2 (en) * | 2005-06-08 | 2009-05-26 | Micron Technology, Inc. | Capacitorless DRAM on bulk silicon |
US20070059897A1 (en) | 2005-09-09 | 2007-03-15 | Armin Tilke | Isolation for semiconductor devices |
JP2007110005A (en) * | 2005-10-17 | 2007-04-26 | Nec Electronics Corp | Manufacturing method of semiconductor device |
US7517764B2 (en) * | 2006-06-29 | 2009-04-14 | International Business Machines Corporation | Bulk FinFET device |
KR100780658B1 (en) * | 2006-12-27 | 2007-11-30 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
KR100971421B1 (en) * | 2008-04-21 | 2010-07-21 | 주식회사 하이닉스반도체 | Semiconductor device with recessed sidewall type active regtion |
US8106459B2 (en) | 2008-05-06 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US8048723B2 (en) | 2008-12-05 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs having dielectric punch-through stoppers |
US8263462B2 (en) | 2008-12-31 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dielectric punch-through stoppers for forming FinFETs having dual fin heights |
US8426268B2 (en) | 2009-02-03 | 2013-04-23 | International Business Machines Corporation | Embedded DRAM memory cell with additional patterning layer for improved strap formation |
US8293616B2 (en) | 2009-02-24 | 2012-10-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of fabrication of semiconductor devices with low capacitance |
US8648414B2 (en) | 2011-07-01 | 2014-02-11 | Micron Technology, Inc. | Semiconductor structures including bodies of semiconductor material, devices including such structures and related methods |
US9214932B2 (en) | 2013-02-11 | 2015-12-15 | Triquint Semiconductor, Inc. | Body-biased switching device |
US9203396B1 (en) | 2013-02-22 | 2015-12-01 | Triquint Semiconductor, Inc. | Radio frequency switch device with source-follower |
US9379698B2 (en) | 2014-02-04 | 2016-06-28 | Triquint Semiconductor, Inc. | Field effect transistor switching circuit |
Family Cites Families (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS577161A (en) | 1980-06-16 | 1982-01-14 | Toshiba Corp | Mos semiconductor device |
US4888300A (en) | 1985-11-07 | 1989-12-19 | Fairchild Camera And Instrument Corporation | Submerged wall isolation of silicon islands |
US4682407A (en) | 1986-01-21 | 1987-07-28 | Motorola, Inc. | Means and method for stabilizing polycrystalline semiconductor layers |
US4683637A (en) | 1986-02-07 | 1987-08-04 | Motorola, Inc. | Forming depthwise isolation by selective oxygen/nitrogen deep implant and reaction annealing |
US5097312A (en) * | 1989-02-16 | 1992-03-17 | Texas Instruments Incorporated | Heterojunction bipolar transistor and integration of same with field effect device |
KR920008834A (en) | 1990-10-09 | 1992-05-28 | 아이자와 스스무 | Thin film semiconductor devices |
US5391503A (en) * | 1991-05-13 | 1995-02-21 | Sony Corporation | Method of forming a stacked semiconductor device wherein semiconductor layers and insulating films are sequentially stacked and forming openings through such films and etchings using one of the insulating films as a mask |
JP3181695B2 (en) | 1992-07-08 | 2001-07-03 | ローム株式会社 | Method for manufacturing semiconductor device using SOI substrate |
DE4340590A1 (en) * | 1992-12-03 | 1994-06-09 | Hewlett Packard Co | Trench isolation using doped sidewalls |
US5262346A (en) | 1992-12-16 | 1993-11-16 | International Business Machines Corporation | Nitride polish stop for forming SOI wafers |
JPH08125034A (en) | 1993-12-03 | 1996-05-17 | Mitsubishi Electric Corp | Semiconductor memory |
DE69516769T2 (en) * | 1994-03-15 | 2000-12-28 | Nat Semiconductor Corp | PLANARIZED INSULATION TRENCH AND FIELD OXIDE INSULATION STRUCTURE |
JP2560251B2 (en) | 1994-03-18 | 1996-12-04 | 工業技術院長 | Manufacturing method of silicon single crystal self-supporting thin film |
US5466630A (en) | 1994-03-21 | 1995-11-14 | United Microelectronics Corp. | Silicon-on-insulator technique with buried gap |
US5489792A (en) | 1994-04-07 | 1996-02-06 | Regents Of The University Of California | Silicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibility |
KR0135147B1 (en) * | 1994-07-21 | 1998-04-22 | 문정환 | Manufacturing method of transistor |
US5494837A (en) | 1994-09-27 | 1996-02-27 | Purdue Research Foundation | Method of forming semiconductor-on-insulator electronic devices by growing monocrystalline semiconducting regions from trench sidewalls |
US5705405A (en) * | 1994-09-30 | 1998-01-06 | Sgs-Thomson Microelectronics, Inc. | Method of making the film transistor with all-around gate electrode |
US5702989A (en) * | 1996-02-08 | 1997-12-30 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for fabricating a tub structured stacked capacitor for a DRAM cell having a central column |
US5674760A (en) | 1996-02-26 | 1997-10-07 | United Microelectronics Corporation | Method of forming isolation regions in a MOS transistor device |
KR0176202B1 (en) | 1996-04-09 | 1999-04-15 | 김광호 | Soi transistor and its fabrication method |
US5963789A (en) | 1996-07-08 | 1999-10-05 | Kabushiki Kaisha Toshiba | Method for silicon island formation |
US5907768A (en) * | 1996-08-16 | 1999-05-25 | Kobe Steel Usa Inc. | Methods for fabricating microelectronic structures including semiconductor islands |
US5804856A (en) | 1996-11-27 | 1998-09-08 | Advanced Mirco Devices, Inc. | Depleted sidewall-poly LDD transistor |
US5894152A (en) * | 1997-06-18 | 1999-04-13 | International Business Machines Corporation | SOI/bulk hybrid substrate and method of forming the same |
US5846857A (en) | 1997-09-05 | 1998-12-08 | Advanced Micro Devices, Inc. | CMOS processing employing removable sidewall spacers for independently optimized N- and P-channel transistor performance |
US5879975A (en) | 1997-09-05 | 1999-03-09 | Advanced Micro Devices, Inc. | Heat treating nitrogen implanted gate electrode layer for improved gate electrode etch profile |
US5976945A (en) * | 1997-11-20 | 1999-11-02 | Vanguard International Semiconductor Corporation | Method for fabricating a DRAM cell structure on an SOI wafer incorporating a two dimensional trench capacitor |
US5972758A (en) * | 1997-12-04 | 1999-10-26 | Intel Corporation | Pedestal isolated junction structure and method of manufacture |
US5811855A (en) | 1997-12-29 | 1998-09-22 | United Technologies Corporation | SOI combination body tie |
US6004864A (en) * | 1998-02-25 | 1999-12-21 | Taiwan Semiconductor Manufacturing Company Ltd. | Ion implant method for forming trench isolation for integrated circuit devices |
US6008104A (en) * | 1998-04-06 | 1999-12-28 | Siemens Aktiengesellschaft | Method of fabricating a trench capacitor with a deposited isolation collar |
US5977579A (en) * | 1998-12-03 | 1999-11-02 | Micron Technology, Inc. | Trench dram cell with vertical device and buried word lines |
US6066527A (en) * | 1999-07-26 | 2000-05-23 | Infineon Technologies North America Corp. | Buried strap poly etch back (BSPE) process |
-
1999
- 1999-10-20 US US09/421,305 patent/US6376286B1/en not_active Expired - Lifetime
-
2000
- 2000-09-21 JP JP2001531145A patent/JP2003512724A/en not_active Withdrawn
- 2000-09-21 KR KR1020017007803A patent/KR100670226B1/en not_active IP Right Cessation
- 2000-09-21 WO PCT/US2000/026165 patent/WO2001029897A1/en not_active Application Discontinuation
- 2000-09-21 EP EP00963752A patent/EP1173892A1/en not_active Withdrawn
- 2000-10-18 TW TW089121771A patent/TW476138B/en not_active IP Right Cessation
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7391096B2 (en) * | 2003-06-18 | 2008-06-24 | Dongbu Electronics Co., Ltd. | STI structure |
US20060102979A1 (en) * | 2003-06-18 | 2006-05-18 | Dongbuanam Semiconductor Inc. | STI structure and fabricating methods thereof |
WO2006117734A1 (en) * | 2005-05-03 | 2006-11-09 | Nxp B.V. | Method of manufacturing a semiconductor device and semiconductor device obtained by means of said method |
US7825011B2 (en) | 2005-05-03 | 2010-11-02 | Nxp B.V. | Method of manufacturing a semiconductor device and semiconductor device obtained by means of said method |
US20090072351A1 (en) * | 2005-05-03 | 2009-03-19 | Nxp B.V. | Method of manufacturing a semiconductor device and semiconductor device obtained by means of said method |
US20100065941A1 (en) * | 2006-06-02 | 2010-03-18 | Micron Technology, Inc. | Intermediate semiconductor structures |
US8450214B2 (en) | 2006-06-02 | 2013-05-28 | Micron Technology, Inc. | Methods of etching single crystal silicon |
US9040424B2 (en) | 2006-06-02 | 2015-05-26 | Micron Technology, Inc. | Methods of forming single crystal silicon structures and semiconductor device structures including single crystal silicon structures |
US7625776B2 (en) * | 2006-06-02 | 2009-12-01 | Micron Technology, Inc. | Methods of fabricating intermediate semiconductor structures by selectively etching pockets of implanted silicon |
US7628932B2 (en) | 2006-06-02 | 2009-12-08 | Micron Technology, Inc. | Wet etch suitable for creating square cuts in si |
US8664742B2 (en) | 2006-06-02 | 2014-03-04 | Micron Technology, Inc. | Semiconductor substrates with undercut structures |
US20100013061A1 (en) * | 2006-06-02 | 2010-01-21 | Micron Technology, Inc. | Semiconductor structures including square cuts in single crystal silicon |
US20070278183A1 (en) * | 2006-06-02 | 2007-12-06 | Whonchee Lee | Wet etch suitable for creating square cuts in si and resulting structures |
US7709341B2 (en) | 2006-06-02 | 2010-05-04 | Micron Technology, Inc. | Methods of shaping vertical single crystal silicon walls and resulting structures |
US20100109120A1 (en) * | 2006-06-02 | 2010-05-06 | Micron Technology, Inc. | Single crystal silicon structures |
US20070281488A1 (en) * | 2006-06-02 | 2007-12-06 | Wells David H | Methods of fabricating intermediate semiconductor structures by selectively etching pockets of implanted silicon |
US20070281493A1 (en) * | 2006-06-02 | 2007-12-06 | Janos Fucsko | Methods of shaping vertical single crystal silicon walls and resulting structures |
US7973388B2 (en) | 2006-06-02 | 2011-07-05 | Micron Technology, Inc. | Semiconductor structures including square cuts in single crystal silicon |
US8294246B2 (en) | 2006-06-02 | 2012-10-23 | Micron Technology, Inc. | Semiconductor structures including square cuts in single crystal silicon and method of forming same |
US8159050B2 (en) | 2006-06-02 | 2012-04-17 | Micron Technology, Inc. | Single crystal silicon structures |
US8071460B2 (en) * | 2007-12-12 | 2011-12-06 | Seiko Instruments Inc. | Method for manufacturing semiconductor device |
US20090156009A1 (en) * | 2007-12-12 | 2009-06-18 | Tomomitsu Risaki | Method for manufacturing semiconductor device |
US20090325359A1 (en) * | 2008-06-30 | 2009-12-31 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit system employing a modified isolation structure |
US20110037098A1 (en) * | 2009-08-17 | 2011-02-17 | Samsung Electronics Co., Ltd. | Substrate structures and methods of manufacturing the same |
US8716749B2 (en) * | 2009-08-17 | 2014-05-06 | Samsung Electronics Co., Ltd. | Substrate structures and methods of manufacturing the same |
US9500946B2 (en) * | 2015-01-29 | 2016-11-22 | Tel Epion Inc. | Sidewall spacer patterning method using gas cluster ion beam |
WO2018212777A1 (en) * | 2017-05-19 | 2018-11-22 | Intel Corporation | Profile engineering of iii-n transistors to reduce contact resistance to 2deg |
Also Published As
Publication number | Publication date |
---|---|
KR20010089659A (en) | 2001-10-08 |
WO2001029897A1 (en) | 2001-04-26 |
JP2003512724A (en) | 2003-04-02 |
EP1173892A1 (en) | 2002-01-23 |
TW476138B (en) | 2002-02-11 |
KR100670226B1 (en) | 2007-01-17 |
US6376286B1 (en) | 2002-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6376286B1 (en) | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer | |
US6566176B1 (en) | SOI device with wrap-around contact to underside of body, and method of making | |
US8399922B2 (en) | Independently accessed double-gate and tri-gate transistors | |
JP3963970B2 (en) | DRAM cell and method of forming the same | |
US6153476A (en) | Semiconductor device and method for manufacturing the same | |
US6611023B1 (en) | Field effect transistor with self alligned double gate and method of forming same | |
US6551870B1 (en) | Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer | |
US6479866B1 (en) | SOI device with self-aligned selective damage implant, and method | |
US5614431A (en) | Method of making buried strap trench cell yielding an extended transistor | |
US6548357B2 (en) | Modified gate processing for optimized definition of array and logic devices on same chip | |
US6229187B1 (en) | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer | |
US6465852B1 (en) | Silicon wafer including both bulk and SOI regions and method for forming same on a bulk silicon wafer | |
US20040207019A1 (en) | Fin-based double poly dynamic threshold CMOS FET with spacer gate and method of fabrication | |
EP0908937A2 (en) | Hard etch mask | |
US7232745B2 (en) | Body capacitor for SOI memory description | |
US6514809B1 (en) | SOI field effect transistors with body contacts formed by selective etch and fill | |
JPH04328864A (en) | Manufacture of ultra-high integrated semiconductor memory device | |
US6355531B1 (en) | Method for fabricating semiconductor devices with different properties using maskless process | |
US6534822B1 (en) | Silicon on insulator field effect transistor with a double Schottky gate structure | |
US20050156224A1 (en) | Method to make minimal spacing between floating gates in split gate flash | |
US6538284B1 (en) | SOI device with body recombination region, and method | |
EP0622850A1 (en) | An electrostatic discharge protect diode for silicon-on-insulator technology | |
US6255147B1 (en) | Silicon on insulator circuit structure with extra narrow field transistors and method of forming same | |
US6995094B2 (en) | Method for deep trench etching through a buried insulator layer | |
US6391702B1 (en) | Method of manufacture for semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JU, DONG-HYUK;REEL/FRAME:010337/0567 Effective date: 19991015 |
|
AS | Assignment |
Owner name: VORA, KIRIT, MICHIGAN Free format text: SECURITY AGREEMENT;ASSIGNOR:QENM.COM;REEL/FRAME:011418/0032 Effective date: 20001220 Owner name: LANPHER, GREGORY, PENNSYLVANIA Free format text: SECURITY AGREEMENT;ASSIGNOR:QENM.COM;REEL/FRAME:011418/0032 Effective date: 20001220 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023119/0083 Effective date: 20090630 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |