US20020031042A1 - Delay locked loop of a DDR SDRAM - Google Patents
Delay locked loop of a DDR SDRAM Download PDFInfo
- Publication number
- US20020031042A1 US20020031042A1 US09/867,812 US86781201A US2002031042A1 US 20020031042 A1 US20020031042 A1 US 20020031042A1 US 86781201 A US86781201 A US 86781201A US 2002031042 A1 US2002031042 A1 US 2002031042A1
- Authority
- US
- United States
- Prior art keywords
- output
- delay
- receiving
- delay line
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
Definitions
- the present invention relates to a semiconductor memory device, and, more particularly, to a delay locked loop of a semiconductor memory device.
- the synchronous memory outputs data at a rising edge of a clock and inputs data at next rising edge of the clock.
- the period from the output strobe of data to the time at which data is outputted is tAC (Clock Access Time).
- tAC is equal to tCK (Clock Cycle Time), which causes the DRAM controller to miss inputting data at the next clock pulse. That is, data cannot be read and written properly at speeds over 250 MHz.
- FIG. 1 is a timing diagram of the tAC (Clock Access Time) and the clock skew.
- the tAC consists of the clock skew and the data buffering time.
- the clock skew means the delay of an internal clock relative to an external clock. This delay is due to clock drivers.
- the delay of an input buffer to which the external clock is applied is d 1 and the delay of clock drivers serially coupled to the input buffer is d 2
- the clock skew is d 1 +d 2 .
- the phase locked loop (PLL) or delay locked loop is used to reduce that clock skew so as to realize a higher speed memory.
- phase locked loop or delay locked loop requires a number of cycles to lock which takes a length of time tLOCK (Locking time) and subsequently increases standby current.
- FIGS. 2 A- 2 B respectively provide a block diagram and a timing diagram of a PLL.
- the phase locked loop includes an input buffer 200 for buffering an external clock, a phase error detector 210 for detecting a phase difference between the external clock from the input buffer 200 and a fed-back clock signal from a delay monitoring circuit 240 , a low pass filter 220 for eliminating high frequency components of the output of the phase error detector 210 , a voltage controlled oscillator 230 for generating a clock signal which is proportional to the output of the low pass filter 220 , the delay monitoring circuit 240 coupled to the output of the voltage controlled oscillator 230 for checking that the phase locked loop is locked normally, and a clock driver 250 for driving the output of the voltage controlled oscillator 230 as a clock output signal clkPLL.
- FIGS. 3A and 3B respectively illustrate a block diagram and a timing diagram of a synchronous mirror delay.
- the synchronous mirror delay includes an input buffer 300 for buffering an external clock signal from an external clock, a delay monitoring circuit (DMC) 310 for delaying in time the output of the input buffer 300 by a skew to be compensated, a forward delay array (FDA) 320 for adjusting the time delay of the output of the delay monitoring circuit 310 in a first direction, a mirror control circuit (MCC) 330 coupled to the outputs of the forward delay array 320 and the input buffer 300 for developing a clock signal adjusted by the adjusted time delay, a backward delay array (BDA) 340 for adjusting the time delay of the output of the mirror control circuit 330 in a second direction, an output circuit 350 coupled to the output of the backward delay array 340 for outputting a delay locked loop clock signal (CLKsmd).
- CLKsmd delay locked loop clock signal
- An internal clock can be synchronized with the external clock in 2 clocks, but a unit delay restricts a jitter.
- the length of a delay chain should be increased to reduce this, which leads to increased area.
- the synchronous mirror delay (SMD) reduces the clock skew by two sequential pulses tLOCK.
- the forward delay array 320 has an input and a number of outputs.
- the backward delay array 340 has a number of inputs and an output.
- Each of the forward delay array 320 and the backward delay array 340 has a delay unit, tDF (Forward Delay) and tDB (Backward Delay), respectively.
- the delay units are disposed in parallel and operated in opposite directions from each other. This is for simplicity and compactness of the circuit.
- the output of the forward delay array is coupled to the input of the backward delay array through the mirror control circuit 330 .
- FIG. 4 is a more detailed circuit diagram of a synchronous mirror delay.
- the synchronous mirror delay includes an input buffer 300 for buffering an external clock, a delay circuit 310 for delaying in time the output of the input buffer 300 , a forward delay array 320 receiving the time delayed clock pulse from the delay circuit 310 , a mirror control circuit 330 receiving the outputs of the forward delay array 320 and the delay circuit 310 , a backward delay array 340 receiving the outputs of the mirror control circuit 330 , and an output circuit 350 for receiving the output of the backward delay array 340 to generate the output signal (Int.CLK).
- a first stage of the forward delay array 320 includes a NAND gate 321 receiving the output of the delay circuit 310 and a power voltage. It also includes an inverter 322 receiving the output of the NAND gate 321 .
- a second stage includes (a) a NAND gate 323 which receives the output of the inverter 322 and the power voltage, and (b) an inverter 324 which receives the output of the NAND gate 323 .
- a third stage includes a NAND gate 325 which receives the output of the inverter 324 and an output of the mirror control circuit 330 . It also includes an inverter 326 which receives the output of the NAND gate 325 .
- a number of other stages coupled serially with and constructed similarly to the third stage are also included.
- the mirror control circuit 330 includes a number of NAND gates.
- the output of the inverter of each stage of the forward delay array 320 and the output of the delay circuit 310 is coupled to a respective one of each of the NAND gates.
- the backward delay array 340 includes a series of stages comprising a NAND gate and an inverter. An output of a stage of the mirror control circuit 330 and the output of the inverter of the previous stage of the mirror control circuit 330 is input to the NAND gates as shown in FIG. 4.
- the output circuit 350 includes an even number of inverters receiving the output of the final stage of the backward delay array 340 .
- a delay element is constructed by a NAND gate and an inverter.
- the backward delay array 340 is designed to be a mirror image of the forward delay array 320 so as to independently match the delay on processing condition or voltage variation of the forward delay array 320 .
- total delay of the external clock can be expressed as follows:
- a unit delay is a jitter.
- a delay locked loop for use in a semiconductor memory device comprising: a first differential amplifier receiving a clock signal at a positive input and an inverted clock signal at a negative input for buffering; a second differential amplifier receiving the clock signal at a negative input and the inverted clock signal at a positive input; a delaying circuit receiving an output of each of the first and second differential amplifiers for delaying in time the clock signal by a skew to be compensated; a measurement delay line for adjusting a time delay of an output of the delaying circuit in a first direction; a phase comparator receiving outputs of the measurement delay line and the first differential amplifier; a variation delay line receiving outputs of the phase comparator and the first differential amplifier for adjusting the time delay in a second direction so as to detect a rising edge of the clock signal; a duplicate delay line receiving outputs of the variation delay line and the second differential amplifier so as to detect a falling edge of the clock signal; and an output buffer receiving outputs of the variation
- FIG. 1 is a timing diagram of tAC (Clock Access Time) and clock skew;
- FIGS. 2A and 2B respectively provide a block diagram and a timing diagram of a phase locked loop
- FIGS. 3A and 3B respectively provide a block diagram and a timing diagram of a synchronous mirror delay
- FIG. 4 provides a circuit diagram of a synchronous mirror delay
- FIG. 5 is a block diagram of an exemplary delay locked loop constructed in accordance with the teachings of the invention and having a delay circuit synchronized with a clock;
- FIG. 6 provides a detailed circuit diagram of the delay array of the delay locked loop of FIG. 5.
- FIG. 7 shows an exemplary timing diagram of a measured voltage signal of an actual chip constructed in accordance with the teachings of the invention and manufactured by 0.6 micro CMOS processing.
- FIG. 5 is a block diagram of a preferred delay locked loop having a delay circuit synchronized with a clock.
- the delay locked loop comprises a first differential amplifier 500 receiving a clock (CLK) at a positive input and an inverted clock (CLKB) at a negative input for buffering. It also includes a second differential amplifier 570 receiving and buffering the clock (CLK) at a negative input and the inverted clock (CLKB) at a positive input for buffering.
- CLK clock
- CLKB inverted clock
- a delay circuit 510 receiving the outputs of the first and second differential amplifiers for delaying in time the clock by a skew to be compensated, a measurement delay line 520 for adjusting time delay of the output of the delaying circuit 510 in a first direction, a phase comparator 530 receiving the outputs of the measurement delay line 520 and the first differential amplifier 500 for applying the clock by the adjusted time delay; a variation delay line 540 receiving the output of the phase comparator 530 and the output of the first differential amplifier 500 for adjusting the time delay in a second direction, a duplicate delay line 550 receiving the output of the variation delay line 540 and the output of the second differential amplifier 570 for delaying in time the clock as adjusted by the measurement delay line 520 , and an output buffer 560 receiving the outputs of the variation delay line 540 and the duplicate delay line 550 to output a delay locked loop clock signal.
- the duplicate delay line 550 is constructed to have the same processing and design condition as the measurement delay line 520 . It detects a falling clock opposite to a rising clock by inverting the polarity of the input of the input buffer 500 via buffer 570 .
- a first pulse of the clock signal passes through a fixed delay of the input buffer 500 and the measurement delay line 520 having a delay tCK (a cycle of the clock) ⁇ (d 0 +d 1 +d 2 ).
- the delay tCK ⁇ (d 0 +d 1 +d 2 ) determines the delay length of the variation delay line 540 .
- a second pulse passes through the variation delay line 540 to the output buffer 560 .
- the clock skew is eliminated in 2 clocks. Because the duplicate delay line 550 delays the falling edge of the clock by [tCK ⁇ (d 0 +d 1 +d 2 )], the falling edge of the clock is locked.
- the minimum locking frequency of the delay locked loop is determined by a sum of delays of the delay circuit 510 and the measurement delay line 520 .
- FIG. 6 provides a detailed circuit diagram of the delay array of the delay locked loop.
- the illustrated delay array includes a plurality of stages.
- the first stage 600 includes a NAND gate 601 receiving the power voltage and the output of the delay circuit 510 , an inverter 602 receiving the output of the NAND gate 601 , a D-flip flop 603 receiving the outputs of the NAND gate 601 and the first differential amplifier 500 , a NAND gate 604 receiving the inverted outputs of the D-flip flop 603 and a NAND gate 621 of a next stage, a NOR gate 605 receiving the outputs of the NAND gate 604 and the first differential amplifier 500 , an inverter 606 receiving the output of the NOR gate 605 , a NAND gate 607 receiving the outputs of the inverter 606 and an inverter 622 of the next stage 620 , an inverter 608 receiving the output of the NAND gate 607 to output to a NAND gate of
- a second stage 620 is identical to the first stage 600 .
- a third stage 640 is similar to the first stage 600 except that a NAND gate 631 receives an output of an inverter 624 of the second stage 620 and the output of the NAND gate 604 of the first stage 600 .
- the remaining stages are similar to the third stage 640 as shown in FIG. 6.
- the delay array of FIG. 6 includes: (1) a measurement delay line 520 having a two-input NAND gate 601 and an inverter 602 ; (2) a phase comparator 530 having a D-flip flop 603 ; (3) a variation delay line 540 of a locked delay array; and (4) a two-input NOR gate 609 and an inverter 610 for switching a first input clock (CLK_DEL) and an inverted first input clock (CLKB_DEL) from the duplicate delay line to a second direction.
- the delay of the switching NOR gate 609 and inverter 610 is d 1 .
- the phase comparator 530 compares the output of the N-th stage of the delay line of the phase comparator with the output of the N+1-th stage at the first input clock (CLK_DEL) and outputs logic low if the output of the N-th stage is logic high and the output of the N+1-th stage is logic low, which means phase locking. In FIG. 6, locked portion is shown. Because the signal need not be transferred to stages after this stage, the stages after this stage are deactivated.
- the D-flip flop 603 is triggered at a positive edge and is used in the phase comparator 530 of the delay array.
- the capacitance within the variation delay line 540 and the duplicate delay line 550 are made equal by modeling the D-flip flops 603 .
- FIG. 7 shows an exemplary timing diagram of a measured voltage signal of an actual chip manufactured by 0.6 micro CMOS processing.
- output can be provided without the clock skew as the clock (CLK) and the inverted clock (CLKB) are applied.
- the disclosed delay locked loop is made applicable to DDR synchronous memory by using the duplicate delay line 550 controlled by the clock and the inverted clock so as to detect the delay locked loop clock at both the rising edge and the falling edge of the clock.
Abstract
A delay locked loop is disclosed which is capable of operating at both of a rising edge and a falling edge of a clock. The delay locked loop includes: a first differential amplifier receiving a clock at a positive input and an inverted clock at a negative input for buffering; a second differential amplifier receiving the clock at a negative input and the inverted clock at a positive input for buffering; a delay circuit receiving the outputs of the first and second differential amplifiers for delaying in time the clock by a skew to be compensated; a measurement delay line for adjusting time delay of the output of the delay circuit in a first direction; a phase comparator receiving the outputs of the measurement delay line and the first differential amplifier for applying the clock by the adjusted time delay; a variation delay line receiving the output of the phase comparator and the output of the first differential amplifier for adjusting the time delay in a second direction; a duplicate delay line receiving the output of the variation delay line and the output of the second differential amplifier for delaying in time the clock as adjusted by the measurement delay line; and an output buffer receiving the outputs of the variation delay line and the duplicate delay line to output a delay locked loop clock signal.
Description
- The present invention relates to a semiconductor memory device, and, more particularly, to a delay locked loop of a semiconductor memory device.
- Major characteristics of a semiconductor memory are high speed, low power consumption and high integration. Recently, there has been a tendency to focus on high speed memory such as DDR (Double Data Rate) synchronous memory and RAMBUS DRAM from EDO (Extended Data Output) memory and synchronous memory. Recently, access times around 100 MHz have been accomplished by using a post charge logic and access times higher than that speed have been enabled by eliminating clock skew with a PLL (Phase Locked Loop) or a DLL (Delay Locked Loop). However, at a clock frequency higher than 200 MHz, an additional clock storage node, a bus line or a control logic is required, which results in enlarged chip size.
- Efforts to realize a high speed semiconductor memory have resulted in the development of fast page EDO memory, synchronous memory, DDR synchronous memory and RAMBUS memory. These memories are different from each other in speed, but all have inevitable limits.
- Among the memories described above, the synchronous memory outputs data at a rising edge of a clock and inputs data at next rising edge of the clock. The period from the output strobe of data to the time at which data is outputted is tAC (Clock Access Time).
- In 250 MHz operation, tAC is equal to tCK (Clock Cycle Time), which causes the DRAM controller to miss inputting data at the next clock pulse. That is, data cannot be read and written properly at speeds over 250 MHz.
- FIG. 1 is a timing diagram of the tAC (Clock Access Time) and the clock skew. Referring to FIG. 1, the tAC consists of the clock skew and the data buffering time. The clock skew means the delay of an internal clock relative to an external clock. This delay is due to clock drivers. When the delay of an input buffer to which the external clock is applied is d1 and the delay of clock drivers serially coupled to the input buffer is d2, the clock skew is d1+d2. The phase locked loop (PLL) or delay locked loop is used to reduce that clock skew so as to realize a higher speed memory.
- However, the phase locked loop or delay locked loop requires a number of cycles to lock which takes a length of time tLOCK (Locking time) and subsequently increases standby current.
- FIGS.2A-2B respectively provide a block diagram and a timing diagram of a PLL. Referring to FIG. 2A, the phase locked loop includes an
input buffer 200 for buffering an external clock, aphase error detector 210 for detecting a phase difference between the external clock from theinput buffer 200 and a fed-back clock signal from adelay monitoring circuit 240, alow pass filter 220 for eliminating high frequency components of the output of thephase error detector 210, a voltage controlledoscillator 230 for generating a clock signal which is proportional to the output of thelow pass filter 220, thedelay monitoring circuit 240 coupled to the output of the voltage controlledoscillator 230 for checking that the phase locked loop is locked normally, and aclock driver 250 for driving the output of the voltage controlledoscillator 230 as a clock output signal clkPLL. - To eliminate the clock skew by comparing the phase of the external clock with that of the internal clock, i.e., to have no phase error, hundreds of cycles are repeated for the tLOCK. Furthermore, in CMOS processing, it is difficult to design the voltage controlled
oscillator 230 or thelow pass filter 220. Parameters of the voltage controlledoscillator 230 and thelow pass filter 220 have no operational voltage variation and no processing margin because of lower gain and noise requirements. To solve this problem, a synchronous delay line is introduced. Here, a synchronous mirror delay will be described. The synchronous mirror delay cannot be used for DDR synchronous memory because it operates by detecting the rising edge of the clock only. - FIGS. 3A and 3B respectively illustrate a block diagram and a timing diagram of a synchronous mirror delay. Referring to FIG. 3A, the synchronous mirror delay includes an
input buffer 300 for buffering an external clock signal from an external clock, a delay monitoring circuit (DMC) 310 for delaying in time the output of theinput buffer 300 by a skew to be compensated, a forward delay array (FDA) 320 for adjusting the time delay of the output of thedelay monitoring circuit 310 in a first direction, a mirror control circuit (MCC) 330 coupled to the outputs of theforward delay array 320 and theinput buffer 300 for developing a clock signal adjusted by the adjusted time delay, a backward delay array (BDA) 340 for adjusting the time delay of the output of themirror control circuit 330 in a second direction, anoutput circuit 350 coupled to the output of thebackward delay array 340 for outputting a delay locked loop clock signal (CLKsmd). - An internal clock can be synchronized with the external clock in 2 clocks, but a unit delay restricts a jitter. The length of a delay chain should be increased to reduce this, which leads to increased area. As compared to the number of clocks required by the DLL that is implemented by a feed-back circuit, the synchronous mirror delay (SMD) reduces the clock skew by two sequential pulses tLOCK. The
forward delay array 320 has an input and a number of outputs. Thebackward delay array 340 has a number of inputs and an output. Each of theforward delay array 320 and thebackward delay array 340 has a delay unit, tDF (Forward Delay) and tDB (Backward Delay), respectively. The delay units are disposed in parallel and operated in opposite directions from each other. This is for simplicity and compactness of the circuit. The output of the forward delay array is coupled to the input of the backward delay array through themirror control circuit 330. - FIG. 4 is a more detailed circuit diagram of a synchronous mirror delay. Referring to FIG. 4, the synchronous mirror delay includes an
input buffer 300 for buffering an external clock, adelay circuit 310 for delaying in time the output of theinput buffer 300, aforward delay array 320 receiving the time delayed clock pulse from thedelay circuit 310, amirror control circuit 330 receiving the outputs of theforward delay array 320 and thedelay circuit 310, abackward delay array 340 receiving the outputs of themirror control circuit 330, and anoutput circuit 350 for receiving the output of thebackward delay array 340 to generate the output signal (Int.CLK). - In particular, a first stage of the
forward delay array 320 includes aNAND gate 321 receiving the output of thedelay circuit 310 and a power voltage. It also includes aninverter 322 receiving the output of theNAND gate 321. A second stage includes (a) aNAND gate 323 which receives the output of theinverter 322 and the power voltage, and (b) aninverter 324 which receives the output of theNAND gate 323. A third stage includes aNAND gate 325 which receives the output of theinverter 324 and an output of themirror control circuit 330. It also includes aninverter 326 which receives the output of theNAND gate 325. A number of other stages coupled serially with and constructed similarly to the third stage are also included. - The
mirror control circuit 330 includes a number of NAND gates. The output of the inverter of each stage of theforward delay array 320 and the output of thedelay circuit 310 is coupled to a respective one of each of the NAND gates. - The
backward delay array 340 includes a series of stages comprising a NAND gate and an inverter. An output of a stage of themirror control circuit 330 and the output of the inverter of the previous stage of themirror control circuit 330 is input to the NAND gates as shown in FIG. 4. - The
output circuit 350 includes an even number of inverters receiving the output of the final stage of thebackward delay array 340. - A delay element is constructed by a NAND gate and an inverter. The
backward delay array 340 is designed to be a mirror image of theforward delay array 320 so as to independently match the delay on processing condition or voltage variation of theforward delay array 320. - Undergoing repeated tDF time delay, the clock passing the
forward delay array 320 is to be delayed by a clock period. Since the clock signal delayed by theforward delay array 320 and the external clock are in phase at that time N which satisfies td+NtDF=tCLK, N can be found. Therefore, all the stages to its N-th stage of the delay array is activated and these activation signals are transferred to thebackward delay array 340. If tDF (forward delay)=tDB (backward delay), only stages to the N-th stage in thebackward delay array 340 are operated by values of theforward delay array 320 and total delay of thebackward delay array 340 becomes tCK−td. When the delay of theinput buffer 300 is d1 and the delay of theoutput circuit 350 is d2, total delay of the external clock can be expressed as follows: -
d 1 +tCLK+(tCLK−d 1 −d 2)+d 2=2CLK Eq.(1) - In such a synchronous mirror delay, a unit delay is a jitter.
- As described above, because the conventional delay locked loop operates only at the rising edge of the clock, they cannot be applied to DDR synchronous memory.
- In accordance with an aspect of the present invention, there is provided a delay locked loop for use in a semiconductor memory device comprising: a first differential amplifier receiving a clock signal at a positive input and an inverted clock signal at a negative input for buffering; a second differential amplifier receiving the clock signal at a negative input and the inverted clock signal at a positive input; a delaying circuit receiving an output of each of the first and second differential amplifiers for delaying in time the clock signal by a skew to be compensated; a measurement delay line for adjusting a time delay of an output of the delaying circuit in a first direction; a phase comparator receiving outputs of the measurement delay line and the first differential amplifier; a variation delay line receiving outputs of the phase comparator and the first differential amplifier for adjusting the time delay in a second direction so as to detect a rising edge of the clock signal; a duplicate delay line receiving outputs of the variation delay line and the second differential amplifier so as to detect a falling edge of the clock signal; and an output buffer receiving outputs of the variation delay line and the duplicate delay line to output a delay locked loop clock signal which is substantially in phase with the clock signal.
- The following description of preferred examples is made in conjunction with the accompanying drawings, in which:
- FIG. 1 is a timing diagram of tAC (Clock Access Time) and clock skew;
- FIGS. 2A and 2B respectively provide a block diagram and a timing diagram of a phase locked loop;
- FIGS. 3A and 3B respectively provide a block diagram and a timing diagram of a synchronous mirror delay;
- FIG. 4 provides a circuit diagram of a synchronous mirror delay;
- FIG. 5 is a block diagram of an exemplary delay locked loop constructed in accordance with the teachings of the invention and having a delay circuit synchronized with a clock;
- FIG. 6 provides a detailed circuit diagram of the delay array of the delay locked loop of FIG. 5; and
- FIG. 7 shows an exemplary timing diagram of a measured voltage signal of an actual chip constructed in accordance with the teachings of the invention and manufactured by 0.6 micro CMOS processing.
- FIG. 5 is a block diagram of a preferred delay locked loop having a delay circuit synchronized with a clock. Referring to FIG. 5, the delay locked loop comprises a first
differential amplifier 500 receiving a clock (CLK) at a positive input and an inverted clock (CLKB) at a negative input for buffering. It also includes a seconddifferential amplifier 570 receiving and buffering the clock (CLK) at a negative input and the inverted clock (CLKB) at a positive input for buffering. The circuit of FIG. 5 further includes adelay circuit 510 receiving the outputs of the first and second differential amplifiers for delaying in time the clock by a skew to be compensated, ameasurement delay line 520 for adjusting time delay of the output of thedelaying circuit 510 in a first direction, aphase comparator 530 receiving the outputs of themeasurement delay line 520 and the firstdifferential amplifier 500 for applying the clock by the adjusted time delay; avariation delay line 540 receiving the output of thephase comparator 530 and the output of the firstdifferential amplifier 500 for adjusting the time delay in a second direction, aduplicate delay line 550 receiving the output of thevariation delay line 540 and the output of the seconddifferential amplifier 570 for delaying in time the clock as adjusted by themeasurement delay line 520, and anoutput buffer 560 receiving the outputs of thevariation delay line 540 and theduplicate delay line 550 to output a delay locked loop clock signal. - The
duplicate delay line 550 is constructed to have the same processing and design condition as themeasurement delay line 520. It detects a falling clock opposite to a rising clock by inverting the polarity of the input of theinput buffer 500 viabuffer 570. A first pulse of the clock signal passes through a fixed delay of theinput buffer 500 and themeasurement delay line 520 having a delay tCK (a cycle of the clock)−(d0+d1+d2). The delay tCK−(d0+d1+d2) determines the delay length of thevariation delay line 540. A second pulse passes through thevariation delay line 540 to theoutput buffer 560. Therefore, total delay is d0+(d0+d1+d2)+d1+[tCK−(d0+d1+d2)]+d2=2tCK. In other words, the clock skew is eliminated in 2 clocks. Because theduplicate delay line 550 delays the falling edge of the clock by [tCK−(d0+d1+d2)], the falling edge of the clock is locked. The minimum locking frequency of the delay locked loop is determined by a sum of delays of thedelay circuit 510 and themeasurement delay line 520. - FIG. 6 provides a detailed circuit diagram of the delay array of the delay locked loop. Referring to FIG. 6, the illustrated delay array includes a plurality of stages. The
first stage 600 includes aNAND gate 601 receiving the power voltage and the output of thedelay circuit 510, aninverter 602 receiving the output of theNAND gate 601, a D-flip flop 603 receiving the outputs of theNAND gate 601 and the firstdifferential amplifier 500, aNAND gate 604 receiving the inverted outputs of the D-flip flop 603 and aNAND gate 621 of a next stage, a NORgate 605 receiving the outputs of theNAND gate 604 and the firstdifferential amplifier 500, aninverter 606 receiving the output of the NORgate 605, aNAND gate 607 receiving the outputs of theinverter 606 and aninverter 622 of thenext stage 620, aninverter 608 receiving the output of theNAND gate 607 to output to a NAND gate of a previous stage, a NORgate 609 receiving the outputs of the seconddifferential amplifier 570 and theNAND gate 604, aninverter 610 receiving the output of the NORgate 609, aNAND gate 611 receiving the outputs of theinverter 610 and aninverter 623 of thenext stage 620, and aninverter 612 receiving the output of theNAND gate 611. - A
second stage 620 is identical to thefirst stage 600. A third stage 640 is similar to thefirst stage 600 except that aNAND gate 631 receives an output of aninverter 624 of thesecond stage 620 and the output of theNAND gate 604 of thefirst stage 600. The remaining stages are similar to the third stage 640 as shown in FIG. 6. - The delay array of FIG. 6 includes: (1) a
measurement delay line 520 having a two-input NAND gate 601 and aninverter 602; (2) aphase comparator 530 having a D-flip flop 603; (3) avariation delay line 540 of a locked delay array; and (4) a two-input NORgate 609 and aninverter 610 for switching a first input clock (CLK_DEL) and an inverted first input clock (CLKB_DEL) from the duplicate delay line to a second direction. The delay of the switching NORgate 609 andinverter 610 is d1. - The
phase comparator 530 compares the output of the N-th stage of the delay line of the phase comparator with the output of the N+1-th stage at the first input clock (CLK_DEL) and outputs logic low if the output of the N-th stage is logic high and the output of the N+1-th stage is logic low, which means phase locking. In FIG. 6, locked portion is shown. Because the signal need not be transferred to stages after this stage, the stages after this stage are deactivated. - The D-
flip flop 603 is triggered at a positive edge and is used in thephase comparator 530 of the delay array. The capacitance within thevariation delay line 540 and theduplicate delay line 550 are made equal by modeling the D-flip flops 603. - FIG. 7 shows an exemplary timing diagram of a measured voltage signal of an actual chip manufactured by 0.6 micro CMOS processing. Referring to FIG. 7, at 200 MHz clock frequency, output can be provided without the clock skew as the clock (CLK) and the inverted clock (CLKB) are applied.
- As described above, the disclosed delay locked loop is made applicable to DDR synchronous memory by using the
duplicate delay line 550 controlled by the clock and the inverted clock so as to detect the delay locked loop clock at both the rising edge and the falling edge of the clock. - While the teachings of the invention have been explained with respect to particular examples, it will be apparent to those or ordinary skill in the art that the scope of this patent is not limited to those examples. On the contrary, this patent covers all apparatus falling within the spirit and scope of the appended claims.
Claims (8)
1. A delay locked loop for use in a semiconductor memory device, the delay locked loop comprising:
a first differential amplifier receiving a clock signal at a positive input and an inverted clock signal at a negative input;
a second differential amplifier receiving the clock signal at a negative input and the inverted clock signal at a positive input;
a delaying circuit receiving an output of each of the first and second differential amplifiers for delaying in time the clock signal by a skew to be compensated;
a measurement delay line for adjusting a time delay of an output of the delaying circuit in a first direction;
a phase comparator receiving outputs of the measurement delay line and the first differential amplifier;
a variation delay line receiving outputs of the phase comparator and the first differential amplifier for adjusting the time delay in a second direction so as to detect a rising edge of the clock signal;
a duplicate delay line receiving outputs of the variation delay line and the second differential amplifier so as to detect a falling edge of the clock signal; and
an output buffer receiving outputs of the variation delay line and the duplicate delay line to output a delay locked loop clock signal which is substantially in phase with the clock signal.
2. The delay locked loop as recited in claim 1 , wherein the measurement delay line includes a first stage having: (a) a first NAND gate receiving the output of the delaying circuit and a power voltage; and (b) a first inverter receiving an output of the first NAND gate.
3. The delay locked loop as recited in claim 2 , wherein the measurement delay line includes a second stage having: (a) a second NAND gate receiving the output of the first inverter and the power voltage; and (b) a second inverter receiving the output of the second NAND gate.
4. The delay locked loop as recited in claim 2 , wherein the phase comparator includes a first stage having: (a) a D-flipflop receiving the output of the first NAND gate and the output of the first differential amplifier; and (b) a third NAND gate receiving the output of the D-flipflop and an inverted output of a next stage.
5. The delay locked loop as recited in claim 3 , wherein the phase comparator includes a first stage having: (a) a D-flipflop receiving the output of the first NAND gate and the output of the first differential amplifier; and (b) a third NAND gate receiving the output of the D-flipflop and an inverted output of a next stage.
6. The delay locked loop as recited in claim 5 , wherein the measurement delay line includes a third stage having: (a) a fourth NAND gate receiving the output of the second inverter and the output of the third NAND gate; and (b) a third inverter receiving the output of the fourth NAND gate.
7. The delay locked loop as recited in claim 4 , wherein the variation delay line includes a first stage having: (a) a first NOR gate receiving the output of the third NAND gate and the output of the first differential amplifier; (b) a third inverter receiving the output of the first NOR gate; (c) a fifth NAND gate receiving the output of the third inverter and the output of the variation delay line; and (d) a fourth inverter receiving the output of the fifth NAND gate.
8. The delay locked loop as recited in claim 4 , wherein the duplicate delay line includes a first stage having: (a) a second NOR gate receiving the output of the second differential amplifier and the output of the third NAND gate; (b) a fifth inverter receiving the output of the second NOR gate; (c) a sixth NAND gate receiving the output of the fifth inverter and output of the duplicate delay line; and (d) an inverter receiving an output of the sixth NAND gate.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2000-29691 | 2000-05-31 | ||
KR10-2000-0029691A KR100527402B1 (en) | 2000-05-31 | 2000-05-31 | Delay locked loop of DDR SDRAM |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020031042A1 true US20020031042A1 (en) | 2002-03-14 |
US6396322B1 US6396322B1 (en) | 2002-05-28 |
Family
ID=19670923
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/867,812 Expired - Lifetime US6396322B1 (en) | 2000-05-31 | 2001-05-30 | Delay locked loop of a DDR SDRAM |
Country Status (2)
Country | Link |
---|---|
US (1) | US6396322B1 (en) |
KR (1) | KR100527402B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020196886A1 (en) * | 2001-06-22 | 2002-12-26 | Adkisson Richard W. | SYNC pulse compensation and regeneration in a clock synchronizer controller |
US20030123532A1 (en) * | 2002-01-03 | 2003-07-03 | Mauritz Karl H. | Network fabric physical layer |
WO2004008326A2 (en) * | 2002-07-15 | 2004-01-22 | Globespanvirata Incorporated | System and method for improved synchronous data access |
US20050024108A1 (en) * | 2001-08-03 | 2005-02-03 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US20060268655A1 (en) * | 2005-05-26 | 2006-11-30 | Micron Technology, Inc. | Method and system for improved efficiency of synchronous mirror delays and delay locked loops |
US20070116165A1 (en) * | 2005-10-20 | 2007-05-24 | Fujitsu Limited | Asynchronous transmission device, asynchronous transmission method |
US20080164929A1 (en) * | 2005-03-22 | 2008-07-10 | Koninklijke Philips Electronics, N.V. | Electronic Circuit Wherein an Asynchronous Delay is Realized |
US8132040B1 (en) * | 2007-10-25 | 2012-03-06 | Lattice Semiconductor Corporation | Channel-to-channel deskew systems and methods |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100410555B1 (en) * | 2001-07-18 | 2003-12-18 | 삼성전자주식회사 | internal clock generating method for use in semiconductor memory device and circuit therefore |
US6647081B2 (en) * | 2001-12-12 | 2003-11-11 | Emulex Corporation | Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes |
US6664850B1 (en) * | 2001-12-19 | 2003-12-16 | Sun Microsystems, Inc. | Delay variability reduction method and apparatus |
KR100414215B1 (en) * | 2002-01-03 | 2004-01-07 | 삼성전자주식회사 | Synchronous mirror delay circuit with adjustable lock range |
KR100477836B1 (en) * | 2002-05-30 | 2005-03-23 | 주식회사 하이닉스반도체 | Clock Driver |
US6917228B2 (en) * | 2002-06-06 | 2005-07-12 | Micron Technology, Inc. | Delay locked loop circuit with time delay quantifier and control |
US6930525B2 (en) * | 2002-06-12 | 2005-08-16 | Micron Technology, Inc. | Methods and apparatus for delay circuit |
KR100673126B1 (en) * | 2002-10-28 | 2007-01-22 | 주식회사 하이닉스반도체 | Cluck Buffer Circuit of Memory |
KR100505657B1 (en) * | 2002-12-10 | 2005-08-03 | 삼성전자주식회사 | Delay time compensation circuit with delay cells having various unit delay time |
US6774691B2 (en) | 2003-01-07 | 2004-08-10 | Infineon Technologies Ag | High resolution interleaved delay chain |
US8934597B2 (en) * | 2003-03-12 | 2015-01-13 | Infineon Technologies Ag | Multiple delay locked loop integration system and method |
KR100528473B1 (en) * | 2003-03-13 | 2005-11-15 | 삼성전자주식회사 | Synchronous mirror delay circuit and semiconductor integrated circuit device comprising the same |
WO2004086622A1 (en) * | 2003-03-25 | 2004-10-07 | Fujitsu Limited | Delay circuit and delay circuit control method |
KR100922883B1 (en) * | 2003-04-29 | 2009-10-20 | 주식회사 하이닉스반도체 | Delay Locked Loop with Synchronous Mirror Delay |
JP3859624B2 (en) * | 2003-07-31 | 2006-12-20 | エルピーダメモリ株式会社 | Delay circuit and delay locked loop device |
KR100578232B1 (en) * | 2003-10-30 | 2006-05-12 | 주식회사 하이닉스반도체 | Delay locked loop |
US7050919B1 (en) * | 2003-11-19 | 2006-05-23 | Analog Devices, Inc. | Method and apparatus for autocalibrating a plurality of phase-delayed clock signal edges within a reference clock period |
US7272526B2 (en) * | 2003-11-19 | 2007-09-18 | Analog Devices, Inc. | Method and apparatus for autocalibrating a plurality of phase-delayed clock signal edges within a reference clock period |
US7221201B2 (en) * | 2004-08-11 | 2007-05-22 | Micron Technology, Inc. | Fast-locking digital phase locked loop |
JP4397933B2 (en) * | 2004-08-19 | 2010-01-13 | 株式会社ルネサステクノロジ | Phase synchronization circuit |
US7199629B2 (en) * | 2004-10-27 | 2007-04-03 | Infineon Technologies Ag | Circuit having delay locked loop for correcting off chip driver duty distortion |
JP4488872B2 (en) * | 2004-11-29 | 2010-06-23 | 株式会社ルネサステクノロジ | Phase synchronization circuit and semiconductor integrated circuit device |
US7466783B2 (en) * | 2004-12-13 | 2008-12-16 | Lexmark International, Inc. | Method and system to implement a double data rate (DDR) interface |
DE102005007652A1 (en) * | 2005-02-19 | 2006-08-24 | Infineon Technologies Ag | DLL-circuit arrangement, for preparing output signals with specified phase-shift, has sampling circuit operating in dependence on desired phase-shift of delay element |
US7212053B2 (en) * | 2005-05-12 | 2007-05-01 | Micron Technology, Inc. | Measure-initialized delay locked loop with live measurement |
US7471130B2 (en) * | 2005-05-19 | 2008-12-30 | Micron Technology, Inc. | Graduated delay line for increased clock skew correction circuit operating range |
JP2007018648A (en) * | 2005-07-11 | 2007-01-25 | Elpida Memory Inc | Semiconductor device |
US7453301B1 (en) | 2005-08-05 | 2008-11-18 | Xilinx, Inc. | Method of and circuit for phase shifting a clock signal |
US7453297B1 (en) * | 2005-08-05 | 2008-11-18 | Xilinx, Inc. | Method of and circuit for deskewing clock signals in an integrated circuit |
US7752475B2 (en) * | 2006-06-27 | 2010-07-06 | International Business Machines Corporation | Late data launch for a double data rate elastic interface |
US7882322B2 (en) * | 2006-06-27 | 2011-02-01 | International Business Machines Corporation | Early directory access of a double data rate elastic interface |
US7739538B2 (en) * | 2006-06-27 | 2010-06-15 | International Business Machines Corporation | Double data rate chaining for synchronous DDR interfaces |
US7783911B2 (en) * | 2006-06-27 | 2010-08-24 | International Business Machines Corporation | Programmable bus driver launch delay/cycle delay to reduce elastic interface elasticity requirements |
US7734944B2 (en) * | 2006-06-27 | 2010-06-08 | International Business Machines Corporation | Mechanism for windaging of a double rate driver |
US7433262B2 (en) * | 2006-08-22 | 2008-10-07 | Atmel Corporation | Circuits to delay a signal from DDR-SDRAM memory device including an automatic phase error correction |
US7539078B2 (en) * | 2006-08-22 | 2009-05-26 | Atmel Corporation | Circuits to delay a signal from a memory device |
KR100886645B1 (en) * | 2006-12-28 | 2009-03-04 | 주식회사 하이닉스반도체 | Clock buffer circuit and semiconductor memory device including the same |
US7423928B2 (en) * | 2007-01-30 | 2008-09-09 | Atmel Corporation | Clock circuitry for DDR-SDRAM memory controller |
US7652512B2 (en) * | 2008-02-07 | 2010-01-26 | Macronix International Co., Ltd. | Clock synchronizing circuit |
US8943242B1 (en) * | 2012-03-30 | 2015-01-27 | Integrated Device Technology Inc. | Timing controllers having partitioned pipelined delay chains therein |
US8826057B1 (en) | 2012-03-30 | 2014-09-02 | Integrated Device Technology Inc. | Multiple time domain synchronizer circuits |
US9520864B2 (en) | 2014-06-06 | 2016-12-13 | Qualcomm Incorporated | Delay structure for a memory interface |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5594376A (en) * | 1994-10-05 | 1997-01-14 | Micro Linear Corporation | Clock deskewing apparatus including three-input phase detector |
JPH08329507A (en) * | 1995-05-30 | 1996-12-13 | Sharp Corp | Method and device for correcting tracking and optical disk |
JP2000235791A (en) * | 1999-02-15 | 2000-08-29 | Toshiba Corp | Clock synchronism delay control circuit |
-
2000
- 2000-05-31 KR KR10-2000-0029691A patent/KR100527402B1/en not_active IP Right Cessation
-
2001
- 2001-05-30 US US09/867,812 patent/US6396322B1/en not_active Expired - Lifetime
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020196886A1 (en) * | 2001-06-22 | 2002-12-26 | Adkisson Richard W. | SYNC pulse compensation and regeneration in a clock synchronizer controller |
US7446580B2 (en) | 2001-08-03 | 2008-11-04 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US20050024108A1 (en) * | 2001-08-03 | 2005-02-03 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US20050140407A1 (en) * | 2001-08-03 | 2005-06-30 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US8212595B2 (en) | 2001-08-03 | 2012-07-03 | Round Rock Research, Llc | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US20100026351A1 (en) * | 2001-08-03 | 2010-02-04 | Feng Lin | System and Method to Improve the Efficiency of Synchronous Mirror Delays and Delay Locked Loops |
US7605620B2 (en) | 2001-08-03 | 2009-10-20 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US20030123532A1 (en) * | 2002-01-03 | 2003-07-03 | Mauritz Karl H. | Network fabric physical layer |
US7346099B2 (en) * | 2002-01-03 | 2008-03-18 | Intel Corporation | Network fabric physical layer |
WO2004008326A2 (en) * | 2002-07-15 | 2004-01-22 | Globespanvirata Incorporated | System and method for improved synchronous data access |
WO2004008326A3 (en) * | 2002-07-15 | 2004-04-08 | Globespan Virata Inc | System and method for improved synchronous data access |
US7418616B2 (en) | 2002-07-15 | 2008-08-26 | Brooktree Broadband Holding, Inc. | System and method for improved synchronous data access |
US20080164929A1 (en) * | 2005-03-22 | 2008-07-10 | Koninklijke Philips Electronics, N.V. | Electronic Circuit Wherein an Asynchronous Delay is Realized |
US7443743B2 (en) | 2005-05-26 | 2008-10-28 | Micron Technology, Inc. | Method and system for improved efficiency of synchronous mirror delays and delay locked loops |
US7423919B2 (en) * | 2005-05-26 | 2008-09-09 | Micron Technology, Inc. | Method and system for improved efficiency of synchronous mirror delays and delay locked loops |
US20090021290A1 (en) * | 2005-05-26 | 2009-01-22 | Feng Lin | Method and System for Improved Efficiency of Synchronous Mirror Delays and Delay Locked Loops |
US20070273417A1 (en) * | 2005-05-26 | 2007-11-29 | Feng Lin | Method and System for Improved Efficiency of Synchronous Mirror Delays and Delay Locked Loops |
US7688653B2 (en) | 2005-05-26 | 2010-03-30 | Micron Technology, Inc. | Method and system for improved efficiency of synchronous mirror delays and delay locked loops |
US20060268655A1 (en) * | 2005-05-26 | 2006-11-30 | Micron Technology, Inc. | Method and system for improved efficiency of synchronous mirror delays and delay locked loops |
US7602868B2 (en) * | 2005-10-20 | 2009-10-13 | Fujitsu Limited | Asynchronous transmission device, asynchronous transmission method |
US20070116165A1 (en) * | 2005-10-20 | 2007-05-24 | Fujitsu Limited | Asynchronous transmission device, asynchronous transmission method |
US8132040B1 (en) * | 2007-10-25 | 2012-03-06 | Lattice Semiconductor Corporation | Channel-to-channel deskew systems and methods |
Also Published As
Publication number | Publication date |
---|---|
KR20010108782A (en) | 2001-12-08 |
US6396322B1 (en) | 2002-05-28 |
KR100527402B1 (en) | 2005-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6396322B1 (en) | Delay locked loop of a DDR SDRAM | |
JP3901297B2 (en) | DLL circuit and semiconductor memory device using the same | |
US6975149B2 (en) | Method and circuit for adjusting the timing of output data based on an operational mode of output drivers | |
KR100422585B1 (en) | Ring - register controlled DLL and its method | |
US7239575B2 (en) | Delay-locked loop having a pre-shift phase detector | |
US5973525A (en) | Integrated circuit device | |
KR100840697B1 (en) | Delay-locked loop circuit for generating multi-phase clock signals and method of controlling the same | |
US6930524B2 (en) | Dual-phase delay-locked loop circuit and method | |
KR100701423B1 (en) | Duty correction device | |
US6194932B1 (en) | Integrated circuit device | |
US6194916B1 (en) | Phase comparator circuit for high speed signals in delay locked loop circuit | |
US20080291759A1 (en) | Apparatus and method of generating output enable signal for semiconductor memory apparatus | |
KR20090071892A (en) | Delay locked loop circuit and control method of the same | |
US9036448B2 (en) | Semiconductor device | |
US20040000934A1 (en) | Clock divider and method for dividing clock signal in DLL circuit | |
US7298189B2 (en) | Delay locked loop circuit | |
US8729940B2 (en) | Delay locked loop circuit and semiconductor device having the same | |
US8446197B2 (en) | Delay locked loop and method for driving the same | |
US6940325B2 (en) | DLL circuit | |
JPH11317076A (en) | Input circuit and semiconductor integrated circuit having the same | |
US11705896B2 (en) | Apparatuses and methods for delay measurement initialization | |
KR100468709B1 (en) | Clock synchronized delay circuit using differential clock signal | |
KR20000031806A (en) | Internal clock generation circuit in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, YOUNG-HEE;KU, KIE-BONG;REEL/FRAME:012146/0623 Effective date: 20010828 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |