US20020109796A1 - Metal contact structure and method for thin film transistor array in liquid crystal display - Google Patents
Metal contact structure and method for thin film transistor array in liquid crystal display Download PDFInfo
- Publication number
- US20020109796A1 US20020109796A1 US09/780,774 US78077401A US2002109796A1 US 20020109796 A1 US20020109796 A1 US 20020109796A1 US 78077401 A US78077401 A US 78077401A US 2002109796 A1 US2002109796 A1 US 2002109796A1
- Authority
- US
- United States
- Prior art keywords
- layer
- thin film
- film transistor
- drain electrode
- conductive film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002184 metal Substances 0.000 title claims abstract description 76
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 76
- 238000000034 method Methods 0.000 title claims abstract description 43
- 239000010409 thin film Substances 0.000 title claims abstract description 33
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 14
- 239000012212 insulator Substances 0.000 claims abstract description 38
- 239000010408 film Substances 0.000 claims abstract description 33
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 33
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 33
- 238000002161 passivation Methods 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims abstract description 13
- 238000005530 etching Methods 0.000 claims description 31
- 239000004065 semiconductor Substances 0.000 claims description 27
- 239000000463 material Substances 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 abstract description 11
- 239000010410 layer Substances 0.000 description 114
- 238000001312 dry etching Methods 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 5
- 238000001039 wet etching Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000004381 surface treatment Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- -1 ITO Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
- H01L29/458—Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
Definitions
- the present invention relates generally to a thin film transistor liquid crystal display (TFT-LCD) and method of forming the same, and more particularly, to a metal contact structure and method for thin film transistor array in liquid crystal display in order to prevent source/drain electrode metal layer from plasma damage and oxide insulator formation thereon during contact hole etching process, such that low contact resistance is obtained between the source/drain electrode metal layer and top ITO conductive layer.
- TFT-LCD thin film transistor liquid crystal display
- An active matrix LCD device is typically composed of a matrix of liquid crystal pixels with a thin film transistor array that serves as the switching element of the pixels to effect optical characteristics of the pixel liquid crystal for image display by the control of the thin film transistor.
- the applications for LCD are very appreciated due to their thin in volume and low power consumption.
- local defects in the thin film transistor array for large-scale sized LCD devices could easily result in a reduced yield due to the large-scale area.
- the manufacture of the thin film transistor array therefore has high impact on the yield of the LCD devices.
- the prior art replaces conventional processes with the one that uses one less mask to increase throughput for the TFT-LCD manufacture.
- an ITO (In 2 SnO 5 ) conductive layer is often employed to cover on top surface of the whole thin film transistor structure to electrically connect the pixel electrode with the source/drain electrode thereof, in order to decrease the manufacturing steps for thin film transistor array, reduce the possibility of short circuit between elements, and increase the open ratio of the display device.
- the etching depths of the first and second metal layers in the contact hole etching process are different, the second metal layer will thus suffer from serious plasma damage by the contact hole etching process.
- an oxide insulator layer could be formed on the second metal layer during the contact hole etching process, resulting in a further degradation of contact resistivity.
- FIG. 1 A structure of the conventional 5-mask thin film transistor is shown in FIG. 1 for illustration, whose manufacturing process comprises forming a gate electrode 11 on a transparent substrate 10 and then depositing a gate insulator layer 12 that is further deposited with an intrinsic semiconductor layers 13 and a doped semiconductor layer 14 thereon.
- a source/drain electrode metal layer 15 is deposited, patterned, and etched after the semiconductor layers 13 and 14 are patterned and etched.
- the doped semiconductor layer 14 is etched, and an insulative passivation layer 16 is deposited over the structure.
- Contact holes 18 and 19 are formed in the passivation layer 16 by etching process.
- An ITO conductive layer is finally deposited, patterned, and etched.
- the etching depths of the top and bottom metal layers 15 and 11 during the contact hole etching process are different, as shown in the figure, the formation of the contact hole 18 needs to etch through the passivation layer 16 and insulator layer 12 , while only the passivation layer 16 is etched for the contact hole 19 .
- the top metal layer 15 suffers from plasma damage, thereby increasing the contact resistivity between the metal layer 15 and the top ITO layer 17 in the contact hole 19 .
- over-etching is often employed in the prior art to obtain a sufficient etching depth of the contact hole 18 , so that the metal layer 15 is more seriously damaged.
- an oxide insulator layer could be formed on top surface of the metal layer 15 in the contact hole 19 during the plasma etching of the contact hole 19 , which will increase the contact resistivity between the metal layer 15 and the top ITO conductive layer 17 due to the insertion of the residue oxide insulator layer into the contact structure.
- Pan et al. improved the method of forming TFT-LCD with multi-layer metal electrode in Taiwan Pat. Application No. 88107676, which increases the etching selectivity of the insulative passivation layer to the contact layer of the multi-layer metal, in order to depress the etching damage to the multi-layer metal in the formation of the contact holes.
- Pan et al. did not know the damage to the source/drain electrode metal due to the different etching depths of the different metal layers in this prior art.
- Pan et al. also did not disclose the recipe for the high etching selectivity process, which seems to be a chemical wet etching.
- the oxide insulator layer formed during the etching process to form the contact holes has never been mentioned in this prior art.
- Kazunori et al. provided a method comprising surface treatment to the exposed contact region of the electrode metal layer after etching the contact holes, in order to remove the residue material comprising oxygen or carbon formed on the contact surface, thereby decreasing the contact resistivity.
- Kazunori et al. did not know the damage to the source/drain electrode metal due to the different etching depths of the different metal layers, thus they cannot prevent the electrode metal layer from plasma damage during the contact hole etching process, except for removing the insulator layer formed on the electrode metal.
- An object of the present invention is to disclose a metal contact structure and method for thin film transistor array in liquid crystal display, by which the source/drain electrode metal layer thereof is prevented from plasma damage and oxide insulator formation thereon during the contact hole etching process, such that low contact resistance is obtained between the source/drain electrode metal layer and top ITO conductive layer.
- a thin film transistor comprises a gate electrode formed on a transparent substrate with a gate insulator layer covered on the gate electrode and an intrinsic semiconductor layer and a doped semiconductor layer formed on the gate insulator layer, and a source/drain electrode metal layer formed on the doped semiconductor layer with a metal oxide conductive film covered thereon.
- An insulative passivation layer covers on the transistor structure with a contact hole formed thereof through the passivation layer to reach the metal oxide conductive film, and a transparent top ITO conductive layer is formed on the passivation layer and electrically connects with the metal oxide conductive film in the contact hole.
- a gate electrode is formed on a substrate, a gate insulator layer is deposited to cover on the gate electrode, an intrinsic semiconductor layer and a doped semiconductor layer are deposited on the gate insulator layer, patterned and etched, a source/drain electrode metal layer is deposited. A metal oxide conductive film is then deposited on the source/drain electrode metal layer, which will protect the source/drain electrode metal layer from plasma damage and oxide insulator layer formation thereon during the contact hole etching process thereafter.
- the metal oxide conductive film and source/drain electrode metal layer are patterned and etched after the metal oxide conductive film is deposited, the doped semiconductor layer is subsequently etched, and an insulative passivation layer is deposited and etched to form a contact hole.
- An ITO conductive layer is deposited and filled in the contact hole to electrically connect with the metal oxide conductive film, and then patterned and etched.
- the plasma dry etching with the passivation layer to form the contact hole has excellent process controllability, and the contact hole thus formed has small aperture, while the metal oxide conductive film protects the source/drain electrode metal layer from plasma damage and oxide insulator layer formation thereon during the contact hole etching process, so that the source/drain electrode metal layer needs no surface treatment by chemical wet etching process after the contact hole is formed in order to obtain a good contact resistivity in subsequent process.
- FIG. 1 shows a structure of a prior art 5-mask thin film transistor
- FIG. 2 illustrates one embodiment structure of the present invention
- FIG. 3 provides one embodiment method to form the structure shown in FIG. 2, wherein FIG. 3(A) is the cross-sectional view after the source/drain electrode metal layer is deposited, FIG. 3(B) is the cross-sectional view after the doped semiconductor layer is etched, and FIG. 3(C) is the cross-sectional view after the contact hole is formed.
- FIG. 2 shows one embodiment of the present invention, in which the thin film transistor structure is provided as same as that shown in FIG. 1 except for the metal contact structure so as to emphasize the feature of the present invention.
- a gate electrode 11 is formed on a transparent substrate 10 with a gate insulator layer 12 covered thereon.
- An intrinsic semiconductor layer 13 and a doped semiconductor layer 14 are sequentially deposited on the gate insulator layer 12 , and a source/drain electrode metal layer 15 is formed on the doped semiconductor layer 14 .
- the present invention is characterized in that a metal oxide conductive film 21 is formed on the source/drain electrode metal layer 15 .
- An insulative passivation layer 16 is deposited over the whole thin film transistor structure with a contact hole 20 formed thereof to reach the metal oxide conductive film 21 .
- a top ITO conductive layer 17 is deposited on the passivation layer 16 and filled in the contact hole 20 to electrically connect with the metal oxide conductive film 21 .
- the source/drain electrode metal layer 15 could be single-layer metal or multi-layer metal, which is apparently to those skilled in the art.
- the present invention is suitable and practical for various thin film transistor structures and applications once different contact holes are corresponding to different etching depths.
- FIG. 3 One embodiment method of forming the device shown in FIG. 2 is provided in FIG. 3.
- a transparent substrate 10 such as glass, plastic, and quartz, is provided to form a gate electrode 11 thereon, by sputtering and photolithography process for instance, with material selected from Cr, Al, Cu, Mo, Ta, Ti, and other low resistivity metal or metal alloy.
- a silicon nitride or other insulator is deposited on the gate electrode 11 and substrate 10 to be the gate insulator layer 12 by chemical vapor deposition (CVD) or plasma-enhanced chemical vapor deposition (PECVD).
- CVD chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- An intrinsic semiconductor layer 13 and a low resistivity N type doped semiconductor layer 14 both composed of amorphous silicon (a-Si) are sequentially deposited on the gate insulator layer 12 by CVD, and then patterned and etched.
- a source/drain electrode metal layer 15 is deposited on the doped semiconductor layer 14 by the same process and with the same material as that for the gate electrode metal layer 11 .
- the method uses the same processes as in the prior art.
- a metal oxide conductive film 21 is formed on the source/drain electrode metal layer 15 of low resistivity material, such as ITO, ZnO, and the like, by sputtering or deposition process.
- the metal oxide conductive film 21 and source/drain electrode metal layer 15 are patterned by lithography and etched, such that these two layers extends from top surface of the doped semiconductor layer 14 to top surface of the gate insulator layer 12 .
- the N type doped semiconductor layer 14 is etched to form an opening by self-alignment with the metal oxide conductive film 21 and source/drain electrode metal layer 15 served as the mask, so that the underlying intrinsic semiconductor layer 13 is exposed again.
- the whole thin film transistor structure is covered with an insulative passivation layer 16 formed of transparent epoxy or other insulator by spin coating or CVD.
- the passivation layer 16 is etched by dry etching, such as plasma etching and reactive ion etching (RIE), to form contact holes 18 and 20 .
- RIE reactive ion etching
- a top ITO conductive layer 17 is deposited on the passivation layer 16 and filled in the contact holes 18 and 20 , and then patterned and etched, to be the resultant structure shown in FIG. 2.
- the contact hole 18 has a deeper etching depth since the passivation layer 16 and insulator layer 12 have to be etched through, while the etching depth of the contact hole 20 is smaller for only the passivation layer 16 is etched.
- the metal oxide conductive film 21 protects the underlying electrode metal 15 from plasma damage during the contact hole formation. Additionally, the surface of the metal oxide conductive film 21 is hard to form oxide insulator residue thereon. Further, the metal oxide conductive film 21 is also an oxide material, which is similar to the insulator layer 12 in corresponding to plasma etching, as a result, the difference between the etching depths of the contact holes 18 and 20 is compensated by the metal oxide conductive film 21 .
- a heat treatment process can be further applied to improve the contact between the surface of the electrode and the top ITO conductive layer 17 , as in the prior art.
Abstract
Description
- The present invention relates generally to a thin film transistor liquid crystal display (TFT-LCD) and method of forming the same, and more particularly, to a metal contact structure and method for thin film transistor array in liquid crystal display in order to prevent source/drain electrode metal layer from plasma damage and oxide insulator formation thereon during contact hole etching process, such that low contact resistance is obtained between the source/drain electrode metal layer and top ITO conductive layer.
- An active matrix LCD device is typically composed of a matrix of liquid crystal pixels with a thin film transistor array that serves as the switching element of the pixels to effect optical characteristics of the pixel liquid crystal for image display by the control of the thin film transistor. The applications for LCD are very appreciated due to their thin in volume and low power consumption. However, local defects in the thin film transistor array for large-scale sized LCD devices could easily result in a reduced yield due to the large-scale area. The manufacture of the thin film transistor array therefore has high impact on the yield of the LCD devices.
- On the other hand, the prior art replaces conventional processes with the one that uses one less mask to increase throughput for the TFT-LCD manufacture. In addition, an ITO (In2SnO5) conductive layer is often employed to cover on top surface of the whole thin film transistor structure to electrically connect the pixel electrode with the source/drain electrode thereof, in order to decrease the manufacturing steps for thin film transistor array, reduce the possibility of short circuit between elements, and increase the open ratio of the display device. In a five-mask process prior art for the thin film transistor array, the etching depths of the first and second metal layers in the contact hole etching process are different, the second metal layer will thus suffer from serious plasma damage by the contact hole etching process. Moreover, an oxide insulator layer could be formed on the second metal layer during the contact hole etching process, resulting in a further degradation of contact resistivity.
- A structure of the conventional 5-mask thin film transistor is shown in FIG. 1 for illustration, whose manufacturing process comprises forming a
gate electrode 11 on atransparent substrate 10 and then depositing agate insulator layer 12 that is further deposited with anintrinsic semiconductor layers 13 and adoped semiconductor layer 14 thereon. A source/drainelectrode metal layer 15 is deposited, patterned, and etched after thesemiconductor layers doped semiconductor layer 14 is etched, and aninsulative passivation layer 16 is deposited over the structure. Contactholes passivation layer 16 by etching process. An ITO conductive layer is finally deposited, patterned, and etched. - The etching depths of the top and
bottom metal layers contact hole 18 needs to etch through thepassivation layer 16 andinsulator layer 12, while only thepassivation layer 16 is etched for thecontact hole 19. When thecontact hole 18 is satisfied, thetop metal layer 15 suffers from plasma damage, thereby increasing the contact resistivity between themetal layer 15 and thetop ITO layer 17 in thecontact hole 19. Moreover, over-etching is often employed in the prior art to obtain a sufficient etching depth of thecontact hole 18, so that themetal layer 15 is more seriously damaged. Further, an oxide insulator layer could be formed on top surface of themetal layer 15 in thecontact hole 19 during the plasma etching of thecontact hole 19, which will increase the contact resistivity between themetal layer 15 and the top ITOconductive layer 17 due to the insertion of the residue oxide insulator layer into the contact structure. - To resolve such problems, there have been disclosed several methods, such as chemical wet etching process, instead of plasma dry etching process, is employed to form the contact holes. However, the controllability of wet etching is worse than that of dry etching, and the contact hole formed by wet etching is larger than that by dry etching. Another prior art comprises an additional physical dry processing or chemical wet processing to remove the plasma-damaged layer and oxide insulator layer on the top surface of the second metal electrode, while such process will bring in more systematic complexity and another damages to the device.
- Pan et al. improved the method of forming TFT-LCD with multi-layer metal electrode in Taiwan Pat. Application No. 88107676, which increases the etching selectivity of the insulative passivation layer to the contact layer of the multi-layer metal, in order to depress the etching damage to the multi-layer metal in the formation of the contact holes. However, Pan et al. did not know the damage to the source/drain electrode metal due to the different etching depths of the different metal layers in this prior art. Pan et al. also did not disclose the recipe for the high etching selectivity process, which seems to be a chemical wet etching. In addition, the oxide insulator layer formed during the etching process to form the contact holes has never been mentioned in this prior art.
- In Japan Pat. Publication No. 11-283934, Kazunori et al. provided a method comprising surface treatment to the exposed contact region of the electrode metal layer after etching the contact holes, in order to remove the residue material comprising oxygen or carbon formed on the contact surface, thereby decreasing the contact resistivity. Similarly, Kazunori et al. did not know the damage to the source/drain electrode metal due to the different etching depths of the different metal layers, thus they cannot prevent the electrode metal layer from plasma damage during the contact hole etching process, except for removing the insulator layer formed on the electrode metal.
- These prior arts can not simultaneously resolve the problems of plasma damage to the source/drain electrode metal due to the different etching depths of the different contact holes and the oxide insulator formation during the contact hole process. Therefore, it is desired a metal contact structure and method for thin film transistor array in liquid crystal display in order to prevent the source/drain electrode metal layer from plasma damage and oxide insulator formation thereon during the contact hole etching process, such that low contact resistance is obtained between the source/drain electrode metal layer and top ITO conductive layer.
- An object of the present invention is to disclose a metal contact structure and method for thin film transistor array in liquid crystal display, by which the source/drain electrode metal layer thereof is prevented from plasma damage and oxide insulator formation thereon during the contact hole etching process, such that low contact resistance is obtained between the source/drain electrode metal layer and top ITO conductive layer.
- According to the present invention, a thin film transistor comprises a gate electrode formed on a transparent substrate with a gate insulator layer covered on the gate electrode and an intrinsic semiconductor layer and a doped semiconductor layer formed on the gate insulator layer, and a source/drain electrode metal layer formed on the doped semiconductor layer with a metal oxide conductive film covered thereon. An insulative passivation layer covers on the transistor structure with a contact hole formed thereof through the passivation layer to reach the metal oxide conductive film, and a transparent top ITO conductive layer is formed on the passivation layer and electrically connects with the metal oxide conductive film in the contact hole.
- For forming the thin film transistor, a gate electrode is formed on a substrate, a gate insulator layer is deposited to cover on the gate electrode, an intrinsic semiconductor layer and a doped semiconductor layer are deposited on the gate insulator layer, patterned and etched, a source/drain electrode metal layer is deposited. A metal oxide conductive film is then deposited on the source/drain electrode metal layer, which will protect the source/drain electrode metal layer from plasma damage and oxide insulator layer formation thereon during the contact hole etching process thereafter. The metal oxide conductive film and source/drain electrode metal layer are patterned and etched after the metal oxide conductive film is deposited, the doped semiconductor layer is subsequently etched, and an insulative passivation layer is deposited and etched to form a contact hole. An ITO conductive layer is deposited and filled in the contact hole to electrically connect with the metal oxide conductive film, and then patterned and etched.
- In the method of the present invention, the plasma dry etching with the passivation layer to form the contact hole has excellent process controllability, and the contact hole thus formed has small aperture, while the metal oxide conductive film protects the source/drain electrode metal layer from plasma damage and oxide insulator layer formation thereon during the contact hole etching process, so that the source/drain electrode metal layer needs no surface treatment by chemical wet etching process after the contact hole is formed in order to obtain a good contact resistivity in subsequent process.
- These and other objects, features and advantages of the present invention will become apparent to those skilled in the art upon consideration of the following description of the preferred embodiments of the present invention taken in conjunction with the accompanying drawings, in which:
- FIG. 1 shows a structure of a prior art 5-mask thin film transistor;
- FIG. 2 illustrates one embodiment structure of the present invention; and
- FIG. 3 provides one embodiment method to form the structure shown in FIG. 2, wherein FIG. 3(A) is the cross-sectional view after the source/drain electrode metal layer is deposited, FIG. 3(B) is the cross-sectional view after the doped semiconductor layer is etched, and FIG. 3(C) is the cross-sectional view after the contact hole is formed.
- FIG. 2 shows one embodiment of the present invention, in which the thin film transistor structure is provided as same as that shown in FIG. 1 except for the metal contact structure so as to emphasize the feature of the present invention. In particular, a
gate electrode 11 is formed on atransparent substrate 10 with agate insulator layer 12 covered thereon. Anintrinsic semiconductor layer 13 and adoped semiconductor layer 14 are sequentially deposited on thegate insulator layer 12, and a source/drainelectrode metal layer 15 is formed on thedoped semiconductor layer 14. The present invention is characterized in that a metal oxideconductive film 21 is formed on the source/drainelectrode metal layer 15. Aninsulative passivation layer 16 is deposited over the whole thin film transistor structure with acontact hole 20 formed thereof to reach the metal oxideconductive film 21. A top ITOconductive layer 17 is deposited on thepassivation layer 16 and filled in thecontact hole 20 to electrically connect with the metal oxideconductive film 21. In this embodiment, the source/drainelectrode metal layer 15 could be single-layer metal or multi-layer metal, which is apparently to those skilled in the art. In addition, the present invention is suitable and practical for various thin film transistor structures and applications once different contact holes are corresponding to different etching depths. - One embodiment method of forming the device shown in FIG.2 is provided in FIG. 3. As shown in FIG. 3(A), a
transparent substrate 10, such as glass, plastic, and quartz, is provided to form agate electrode 11 thereon, by sputtering and photolithography process for instance, with material selected from Cr, Al, Cu, Mo, Ta, Ti, and other low resistivity metal or metal alloy. Then, a silicon nitride or other insulator is deposited on thegate electrode 11 andsubstrate 10 to be thegate insulator layer 12 by chemical vapor deposition (CVD) or plasma-enhanced chemical vapor deposition (PECVD). Anintrinsic semiconductor layer 13 and a low resistivity N type dopedsemiconductor layer 14 both composed of amorphous silicon (a-Si) are sequentially deposited on thegate insulator layer 12 by CVD, and then patterned and etched. A source/drainelectrode metal layer 15 is deposited on thedoped semiconductor layer 14 by the same process and with the same material as that for the gateelectrode metal layer 11. Until now, the method uses the same processes as in the prior art. - Subsequently, the important and feature step is followed. As shown in FIG. 3(B), a metal oxide
conductive film 21 is formed on the source/drainelectrode metal layer 15 of low resistivity material, such as ITO, ZnO, and the like, by sputtering or deposition process. The metal oxideconductive film 21 and source/drainelectrode metal layer 15 are patterned by lithography and etched, such that these two layers extends from top surface of thedoped semiconductor layer 14 to top surface of thegate insulator layer 12. The N type dopedsemiconductor layer 14 is etched to form an opening by self-alignment with the metal oxideconductive film 21 and source/drainelectrode metal layer 15 served as the mask, so that the underlyingintrinsic semiconductor layer 13 is exposed again. - As shown in FIG. 3(C), the whole thin film transistor structure is covered with an
insulative passivation layer 16 formed of transparent epoxy or other insulator by spin coating or CVD. Thepassivation layer 16 is etched by dry etching, such as plasma etching and reactive ion etching (RIE), to form contact holes 18 and 20. Finally, a top ITOconductive layer 17 is deposited on thepassivation layer 16 and filled in the contact holes 18 and 20, and then patterned and etched, to be the resultant structure shown in FIG. 2. In the etching process to form the contact holes 18 and 20, thecontact hole 18 has a deeper etching depth since thepassivation layer 16 andinsulator layer 12 have to be etched through, while the etching depth of thecontact hole 20 is smaller for only thepassivation layer 16 is etched. However, the metal oxideconductive film 21 protects theunderlying electrode metal 15 from plasma damage during the contact hole formation. Additionally, the surface of the metal oxideconductive film 21 is hard to form oxide insulator residue thereon. Further, the metal oxideconductive film 21 is also an oxide material, which is similar to theinsulator layer 12 in corresponding to plasma etching, as a result, the difference between the etching depths of the contact holes 18 and 20 is compensated by the metal oxideconductive film 21. After the completion of the top ITOconductive layer 17, a heat treatment process can be further applied to improve the contact between the surface of the electrode and the top ITOconductive layer 17, as in the prior art. - While the present invention has been described in conjunction with preferred embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, it is intended to embrace all such alternatives, modifications and variations that fall within the spirit and scope thereof as set forth in the appended claims.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/780,774 US6757031B2 (en) | 2001-02-09 | 2001-02-09 | Metal contact structure and method for thin film transistor array in liquid crystal display |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/780,774 US6757031B2 (en) | 2001-02-09 | 2001-02-09 | Metal contact structure and method for thin film transistor array in liquid crystal display |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020109796A1 true US20020109796A1 (en) | 2002-08-15 |
US6757031B2 US6757031B2 (en) | 2004-06-29 |
Family
ID=25120653
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/780,774 Expired - Lifetime US6757031B2 (en) | 2001-02-09 | 2001-02-09 | Metal contact structure and method for thin film transistor array in liquid crystal display |
Country Status (1)
Country | Link |
---|---|
US (1) | US6757031B2 (en) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060231837A1 (en) * | 2003-09-09 | 2006-10-19 | Markus Wuchse | Thin-film assembly and method for producing said assembly |
US20070072439A1 (en) * | 2005-09-29 | 2007-03-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20070108446A1 (en) * | 2005-11-15 | 2007-05-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20090102375A1 (en) * | 2006-01-11 | 2009-04-23 | Industrial Technology Research Institute | Thin film transistor and organic electro-luminescent display device |
US20090121232A1 (en) * | 2007-11-13 | 2009-05-14 | Chul Huh | Array substrate, method for manufacturing the same and display panel having the same |
US20100134710A1 (en) * | 2008-12-03 | 2010-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US20100233848A1 (en) * | 2009-03-13 | 2010-09-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
CN102214677A (en) * | 2010-04-12 | 2011-10-12 | 三星移动显示器株式会社 | Thin film transistor and display device having the same |
US20120329189A1 (en) * | 2009-07-27 | 2012-12-27 | Au Optronics Corporation | Fabricating method of organic electro-luminescence display unit |
US8659014B2 (en) * | 2006-08-30 | 2014-02-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US8993386B2 (en) | 2009-03-12 | 2015-03-31 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US20150206979A1 (en) * | 2012-09-12 | 2015-07-23 | Sharp Kabushiki Kaisha | Semiconductor device and method for manufacturing same |
JP2015188092A (en) * | 2008-09-12 | 2015-10-29 | 株式会社半導体エネルギー研究所 | semiconductor device |
US9685469B2 (en) * | 2015-04-03 | 2017-06-20 | Apple Inc. | Display with semiconducting oxide and polysilicon transistors |
WO2017161647A1 (en) * | 2016-03-22 | 2017-09-28 | 京东方科技集团股份有限公司 | Method for manufacturing display panel, display panel, and display device |
WO2018120331A1 (en) * | 2016-12-30 | 2018-07-05 | 深圳市华星光电技术有限公司 | Coa substrate and liquid crystal panel |
CN108682692A (en) * | 2018-05-18 | 2018-10-19 | 京东方科技集团股份有限公司 | Thin film transistor and its manufacturing method, array substrate, display device |
CN113270424A (en) * | 2021-05-13 | 2021-08-17 | Tcl华星光电技术有限公司 | Display panel and preparation method thereof |
TWI775228B (en) * | 2008-09-19 | 2022-08-21 | 日商半導體能源研究所股份有限公司 | Display device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4831716B2 (en) * | 2001-03-15 | 2011-12-07 | Nltテクノロジー株式会社 | Active matrix liquid crystal display device |
US7465946B2 (en) * | 2004-03-10 | 2008-12-16 | Cymer, Inc. | Alternative fuels for EUV light source |
KR100917766B1 (en) * | 2002-12-31 | 2009-09-15 | 엘지디스플레이 주식회사 | Liquid crystal display device and fabrication method for liquid crystal display |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100338480B1 (en) * | 1995-08-19 | 2003-01-24 | 엘지.필립스 엘시디 주식회사 | Liquid crystal display and method for fabricating the same |
JP2000002889A (en) * | 1998-06-16 | 2000-01-07 | Mitsubishi Electric Corp | Liquid crystal display device |
JP4363684B2 (en) * | 1998-09-02 | 2009-11-11 | エルジー ディスプレイ カンパニー リミテッド | Thin film transistor substrate and liquid crystal display device using the same |
-
2001
- 2001-02-09 US US09/780,774 patent/US6757031B2/en not_active Expired - Lifetime
Cited By (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060231837A1 (en) * | 2003-09-09 | 2006-10-19 | Markus Wuchse | Thin-film assembly and method for producing said assembly |
US7551454B2 (en) * | 2003-09-09 | 2009-06-23 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Thin-film assembly and method for producing said assembly |
US20090184090A1 (en) * | 2003-09-09 | 2009-07-23 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Thin-film assembly and method for producing said assembly |
US20080308804A1 (en) * | 2005-09-29 | 2008-12-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device and Manufacturing Method Thereof |
US9099562B2 (en) | 2005-09-29 | 2015-08-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10304962B2 (en) | 2005-09-29 | 2019-05-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7910490B2 (en) | 2005-09-29 | 2011-03-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8790959B2 (en) | 2005-09-29 | 2014-07-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8629069B2 (en) | 2005-09-29 | 2014-01-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7732819B2 (en) | 2005-09-29 | 2010-06-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7932521B2 (en) | 2005-09-29 | 2011-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8466463B2 (en) | 2005-09-29 | 2013-06-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20090239335A1 (en) * | 2005-09-29 | 2009-09-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device and Manufacturing Method Thereof |
US8669550B2 (en) | 2005-09-29 | 2014-03-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7674650B2 (en) | 2005-09-29 | 2010-03-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8796069B2 (en) | 2005-09-29 | 2014-08-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8274077B2 (en) | 2005-09-29 | 2012-09-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20080308797A1 (en) * | 2005-09-29 | 2008-12-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device and Manufacturing Method Thereof |
US20070072439A1 (en) * | 2005-09-29 | 2007-03-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20090186445A1 (en) * | 2005-11-15 | 2009-07-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8368079B2 (en) | 2005-11-15 | 2013-02-05 | Semicondutor Energy Laboratory Co., Ltd. | Semiconductor device including common potential line |
US20070108446A1 (en) * | 2005-11-15 | 2007-05-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
KR101397571B1 (en) * | 2005-11-15 | 2014-05-22 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
CN101577281B (en) * | 2005-11-15 | 2012-01-11 | 株式会社半导体能源研究所 | Active matrix display and TV comprising the display |
US8134156B2 (en) * | 2005-11-15 | 2012-03-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including zinc oxide containing semiconductor film |
US8158464B2 (en) | 2005-11-15 | 2012-04-17 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a liquid crystal display device with a semiconductor film including zinc oxide |
KR101050767B1 (en) * | 2005-11-15 | 2011-07-20 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Method of Manufacturing a Semiconductor Device |
US20100003783A1 (en) * | 2005-11-15 | 2010-01-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
TWI427799B (en) * | 2005-11-15 | 2014-02-21 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
TWI427798B (en) * | 2005-11-15 | 2014-02-21 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
US20090189155A1 (en) * | 2005-11-15 | 2009-07-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
TWI427797B (en) * | 2005-11-15 | 2014-02-21 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
US8525165B2 (en) * | 2005-11-15 | 2013-09-03 | Semiconductor Energy Laboratory Co., Ltd. | Active matrix display device with bottom gate zinc oxide thin film transistor |
TWI423447B (en) * | 2005-11-15 | 2014-01-11 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
US20090186437A1 (en) * | 2005-11-15 | 2009-07-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
TWI427793B (en) * | 2005-11-15 | 2014-02-21 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
US7851800B2 (en) * | 2006-01-11 | 2010-12-14 | Industrial Technology Research Institute | Thin film transistor and organic electro-luminescent display device |
US20090102375A1 (en) * | 2006-01-11 | 2009-04-23 | Industrial Technology Research Institute | Thin film transistor and organic electro-luminescent display device |
US8659014B2 (en) * | 2006-08-30 | 2014-02-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US20090121232A1 (en) * | 2007-11-13 | 2009-05-14 | Chul Huh | Array substrate, method for manufacturing the same and display panel having the same |
US11024763B2 (en) | 2008-09-12 | 2021-06-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US10181545B2 (en) | 2008-09-12 | 2019-01-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
JP2015188092A (en) * | 2008-09-12 | 2015-10-29 | 株式会社半導体エネルギー研究所 | semiconductor device |
TWI775228B (en) * | 2008-09-19 | 2022-08-21 | 日商半導體能源研究所股份有限公司 | Display device |
US11610918B2 (en) | 2008-09-19 | 2023-03-21 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US10095071B2 (en) | 2008-12-03 | 2018-10-09 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device including transistor which includes oxide semiconductor |
US20100134710A1 (en) * | 2008-12-03 | 2010-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US8395716B2 (en) | 2008-12-03 | 2013-03-12 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US11175542B2 (en) | 2008-12-03 | 2021-11-16 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US10838264B2 (en) | 2008-12-03 | 2020-11-17 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US9348189B2 (en) | 2008-12-03 | 2016-05-24 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
US9768281B2 (en) | 2009-03-12 | 2017-09-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US8993386B2 (en) | 2009-03-12 | 2015-03-31 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US20100233848A1 (en) * | 2009-03-13 | 2010-09-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
US8936963B2 (en) | 2009-03-13 | 2015-01-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
US8470624B2 (en) * | 2009-07-27 | 2013-06-25 | Au Optronics Corporation | Fabricating method of organic electro-luminescence display unit |
US20120329189A1 (en) * | 2009-07-27 | 2012-12-27 | Au Optronics Corporation | Fabricating method of organic electro-luminescence display unit |
CN102214677A (en) * | 2010-04-12 | 2011-10-12 | 三星移动显示器株式会社 | Thin film transistor and display device having the same |
US20150206979A1 (en) * | 2012-09-12 | 2015-07-23 | Sharp Kabushiki Kaisha | Semiconductor device and method for manufacturing same |
US9224869B2 (en) * | 2012-09-12 | 2015-12-29 | Sharp Kabushiki Kaisha | Semiconductor device and method for manufacturing same |
US9685469B2 (en) * | 2015-04-03 | 2017-06-20 | Apple Inc. | Display with semiconducting oxide and polysilicon transistors |
WO2017161647A1 (en) * | 2016-03-22 | 2017-09-28 | 京东方科技集团股份有限公司 | Method for manufacturing display panel, display panel, and display device |
US10290659B2 (en) | 2016-03-22 | 2019-05-14 | Boe Technology Group Co., Ltd. | Methods for manufacturing display panels having reduced contact resistance, display panels and display devices |
US10366660B2 (en) * | 2016-12-30 | 2019-07-30 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Color filter on array (COA) substrates and liquid crystal panels |
WO2018120331A1 (en) * | 2016-12-30 | 2018-07-05 | 深圳市华星光电技术有限公司 | Coa substrate and liquid crystal panel |
WO2019218822A1 (en) * | 2018-05-18 | 2019-11-21 | 京东方科技集团股份有限公司 | Thin-film transistor and manufacturing method therefor, array substrate, and display device |
US11094789B2 (en) | 2018-05-18 | 2021-08-17 | Beijing Boe Display Technology Co., Ltd. | Thin film transistor and method for manufacturing the same, array substrate, and display device |
CN108682692A (en) * | 2018-05-18 | 2018-10-19 | 京东方科技集团股份有限公司 | Thin film transistor and its manufacturing method, array substrate, display device |
CN113270424A (en) * | 2021-05-13 | 2021-08-17 | Tcl华星光电技术有限公司 | Display panel and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
US6757031B2 (en) | 2004-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6757031B2 (en) | Metal contact structure and method for thin film transistor array in liquid crystal display | |
KR101593443B1 (en) | Method of fabricating array substrate | |
US6395586B1 (en) | Method for fabricating high aperture ratio TFT's and devices formed | |
US8749069B2 (en) | Semiconductor device and method of fabricating the same | |
US7170571B2 (en) | Liquid crystal display device with double metal layer source and drain electrodes and fabricating method thereof | |
US20090206346A1 (en) | Tft lcd array substrate and manufacturing method thereof | |
EP0643420B1 (en) | Lift-off fabrication method for self-aligned thin film transistors | |
KR100314201B1 (en) | Thin film transistor liquid crystal display device and fabricating method thereof | |
US20040124417A1 (en) | Active matrix display device and manufacturing method thereof | |
US20080096332A1 (en) | Method of manufacturing a thin-film transistor substrate | |
US6815270B2 (en) | Thin film transistor formed by an etching process with high anisotropy | |
US20120100652A1 (en) | Fabrication method of active device array substrate | |
US7492418B2 (en) | Liquid crystal display device with particular metal layer configuration of TFT and fabricating method thereof | |
US8093113B2 (en) | Array substrate for LCD and method of fabrication thereof | |
US5384271A (en) | Method for reduction of off-current in thin film transistors | |
KR100493382B1 (en) | Method For Manufacturing of Liquid Crystal Display Device | |
US7125756B2 (en) | Method for fabricating liquid crystal display device | |
CN109037241B (en) | LTPS array substrate, manufacturing method thereof and display panel | |
US7049163B1 (en) | Manufacture method of pixel structure | |
KR100809750B1 (en) | Method for manufacturing of thin film transistor | |
KR100663288B1 (en) | Method for fabricating tft-lcd | |
US6482685B1 (en) | Method for fabricating a low temperature polysilicon thin film transistor incorporating multi-layer channel passivation step | |
US8647980B2 (en) | Method of forming wiring and method of manufacturing semiconductor substrates | |
KR100242946B1 (en) | Thin-flim transistor and manufacturing method thereof | |
JPH09283763A (en) | Active matrix substrate manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PRIME VIEW INTERNATIONAL CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, WEN-JIAN;LAN, WEI-CHOU;REEL/FRAME:011546/0620 Effective date: 20010130 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: E INK HOLDINGS INC., TAIWAN Free format text: CHANGE OF NAME;ASSIGNOR:PRIME VIEW INTERNATIONAL CO., LTD.;REEL/FRAME:029662/0453 Effective date: 20100419 |
|
FPAY | Fee payment |
Year of fee payment: 12 |