US20020180008A1 - Leads under chip in conventional IC package - Google Patents
Leads under chip in conventional IC package Download PDFInfo
- Publication number
- US20020180008A1 US20020180008A1 US10/200,847 US20084702A US2002180008A1 US 20020180008 A1 US20020180008 A1 US 20020180008A1 US 20084702 A US20084702 A US 20084702A US 2002180008 A1 US2002180008 A1 US 2002180008A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor device
- lead
- lead fingers
- opposed
- assembly
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
Definitions
- the present invention is related to a semiconductor device assembly including a semiconductor device having a plurality of bond pads on the active surface thereof and a lead frame having a first portion of the plurality of lead fingers of the lead frame located below the inactive surface of the semiconductor device in a substantially horizontal plane and another portion of the plurality of lead fingers of the lead frame located substantially in the same horizontal plane as the active surface of the semiconductor device.
- Both plurality of lead fingers of the lead frame having their ends being located substantially adjacent the peripheral sides of the semiconductor device, rather than at the ends thereof.
- the inner ends of the lead fingers of a lead frame provide anchor points for the lead fingers when the lead fingers and the die are encapsulated in plastic. These anchor points may be emphasized later as flanges or bends or kinks in the lead. Therefore, as the die size is increased in relation to the package size in ever decreasing size semiconductor packages, there is a corresponding reduction in the space along the sides of the package for the encapsulating plastic which joins the top and bottom portions of the molded plastic body at the mold part line and anchors to the leads. As the leads are subjected to the normal stresses of forming and assembly operations, the encapsulating plastic may crack, which may destroy the package seal and substantially increase the probability of premature semiconductor device failure.
- U.S. Pat. No. 5,012,323 to Farnworth illustrates combining a pair of semiconductor devices mounted on opposing sides of a lead frame.
- An upper semiconductor device is back-bonded to the upper surface of the leads of the lead frame by a first adhesively coated, insulated film layer.
- the lower semiconductor device is face-bonded to the lower lead frame die-bonding region via a second, adhesively coated, insulative, film layer.
- the wirebonding pads on both upper and lower semiconductor devices are interconnected with the ends of their associated lead extensions with gold or aluminum wires.
- the lower device needs to be sightly larger than the upper device in order that the lower die bonding pads are accessible from above through an aperture in the lead frame such that gold wire connections can be made to the lead extensions.
- this arrangement has a major disadvantage from a production standpoint, since the different size semiconductor devices require that different separate equipment produce the different dice or that the same equipment be switched over in different production runs to produce the different semiconductor devices.
- the lead frame design employed by Farnworth employs long conductor runs between the die and the exterior of the package. Also, the lead frame configuration is specialized and rather complex.
- U.S. Pat. No. 5,291,061 to Ball illustrates a multiple stacked semiconductor device that contains up to four such devices which does not exceed the height of current single semiconductor device packages.
- the low profile of the semiconductor device is achieved by close-tolerance stacking which is made possible by a low-loop-profile wirebonding operation and thin adhesive layers between the stacked semiconductor devices.
- Ball secures all of the semiconductor devices to the same side of the lead frame, thereby increasing wire length.
- Ball employs a die paddle to support the semiconductor device stack.
- U.S. Pat. No. 4,862,245 to Pashby illustrates a “leads-over-chip” (LOC) configuration, wherein the inner lead ends of a standard dual-in-line package (DIP) lead frame configuration extend over and are secured to the active (upper) of the semiconductor device through a dielectric layer.
- the bond wire length is shortened by placing the inner lead ends in closer proximity to a central row of die bond pads, and the lead extensions purportedly enhance heat transfer from the semiconductor device.
- the Pashby LOC configuration as disclosed, relates to mounting and bonding a single semiconductor device with the inner lead ends of the lead fingers to the surface of the semiconductor device.
- U.S. Pat. No. 4,943,843 illustrates a semiconductor device having improved packaging adhesion of the lead fingers within the packaging resin by spreading leads on or near the non-circuit forming face of the semiconductor device thereby extending the lengths of the inner portions of the lead fingers on or under the semiconductor device.
- the semiconductor device is of the type having bond pads located only on the ends thereof, not the peripheral sides of the semiconductor device or about the entire periphery of the semiconductor device.
- U.S. Pat. No. 4,595,945 illustrates a lead frame to distribute power off a semiconductor device using a lead frame having the support paddle of the lead frame being split electrically to provide at least two conductor members that cross under the inactive surface of the semiconductor device.
- the semiconductor device is of the configuration type having bond pads located only on the ends thereof, not about the peripheral sides of the semiconductor chip or the periphery of the semiconductor device.
- U.S. Pat. No. 5,554,886 illustrates a lead frame used to support a semiconductor device having a portion of the peripheral lead fingers of the lead frame extending along the peripheral sides of the semiconductor device and locally supporting the semiconductor chip therealong. However, no lead fingers are used which extend under the length of the inactive surface of the semiconductor chip to support the semiconductor device and are connected by wire bonding to the bond pads of the semiconductor device.
- U.S. Pat. No. 5,557,143 illustrates a packaged semiconductor device assembly utilizing a plurality of leads. Such leads are arranged in an up and down staggered manner, an interval between ends of low stage leads in the package being narrower than a width of upper stage leads and ends of the lower stage leads in the package are positioned nearer to the semiconductor device pad than ends of the upper stage leads. However, none of the leads extend below the semiconductor device which is solely supported by the die paddle (pad).
- the present invention is related to a semiconductor device assembly including a semiconductor device having a plurality of bond pads on the active surface thereof and a lead frame having a first portion of the plurality of lead fingers of the lead frame located below the inactive surface of the semiconductor device in a substantially horizontal plane and another portion of the plurality of lead fingers of the lead frame located substantially in the same horizontal plane as the active surface of the semiconductor device. Both plurality of lead fingers of the lead frame having their ends being located substantially adjacent the peripheral sides of the semiconductor device, rather than at the ends thereof.
- FIG. 1 is a top view of a portion of the first embodiment of the present invention of the semiconductor assembly including a semiconductor device and lead frame;
- FIG. 2 is a cross sectional view taken along line A-A of FIG. 1 of a portion of the semiconductor assembly of the first embodiment of the present invention
- FIG. 3 is a top view of a second embodiment of the present invention of the semiconductor assembly including a semiconductor device and lead frame;
- FIG. 4 is a top view of a third embodiment of the present invention of the semiconductor assembly including a semiconductor device and lead frame.
- FIG. 1 a semiconductor assembly of a first embodiment of the present invention including a portion of the lead frame 10 is shown in relation to a semiconductor device 100 in an encapsulated package 200 .
- the semiconductor device 100 includes a plurality of bond pads 102 located on the longer peripheral sides 104 thereon, rather than on the ends 106 of the semiconductor device 100 .
- the semiconductor device 100 may be of any type, such as a memory device, a microprocessor, etc.
- the lead frame 10 of the present invention is illustrated having a first plurality of lead fingers 12 which at one time were connected to tie bars 14 before being separated therefrom during the packaging process of the semiconductor device 100 .
- the first plurality of lead fingers 12 extends substantially inwardly in a substantially parallel manner with respect to adjacent individual lead fingers 12 from the tie bars 14 to terminate at ends 13 thereof which are located substantially adjacent the longer peripheral sides 104 of the semiconductor device 100 in substantially the same horizontal plane as the active surface 108 of the semiconductor device 100 .
- the lead frame 10 of the present invention further includes a second plurality of lead fingers 18 , each lead finger 18 extending substantially inwardly in a substantially parallel manner with respect to individual adjacent lead fingers 18 from the tie bars 14 and is downset at portions 20 thereon to have portions 22 thereof lying in a horizontal plane which is substantially slightly lower than the bottom inactive surface of the semiconductor device 100 , the portions 22 of each lead finger 18 having a first portion which extends substantially parallel to the end 106 of the semiconductor device 100 and a second portion which extends substantially perpendicular to the end 106 of the semiconductor device 100 and extending thereto, and lead finger portions 24 which extend under the bottom inactive surface of the semiconductor device 100 , which help support the semiconductor device 100 , and terminate at ends 26 outside the semiconductor device 100 substantially adjacent a longer peripheral side 104 of the semiconductor device 100 .
- Each portion 24 of a lead finger 18 has a first portion extending substantially parallel to a side 104 of the semiconductor device 100 and a second portion terminating in an end 26 extending substantially perpendicular to the side 104 of the semiconductor device 100 and a third transition portion which may contain one or more angled portions therein to transition the lead finger 18 from extending in a first direction from perpendicular to an end 106 of the semiconductor device 100 to perpendicular to a side 104 of the semiconductor device 100 .
- the lead frame 10 of the present invention further includes die paddle 28 formed by die paddle members 30 in any desired geometric shape, having an opening therein or formed as a unitary piece, which are, in turn, connected to die paddle supports 32 , each of which contain downsets 34 therein so that the die paddle 28 is located in a horizontal plane below the semiconductor device 100 .
- the die paddle supports 32 each further include ends 36 thereon which terminate outside the semiconductor device 100 substantially adjacent a longer peripheral side 104 of the semiconductor device 100 .
- Outer portions 38 of the die paddle supports 32 extended to frame rails 16 of the lead frame 10 before being severed therefrom after packaging of the semiconductor device 100 .
- the first plurality of lead fingers 12 , second plurality of lead fingers 18 , and die paddle supports 32 have their ends 13 , 26 , and 36 , respectively, connected to bond pads 102 of the semiconductor device 100 by means of wire bonds 50 formed during suitable wire bond processes well known in the art.
- the semiconductor device 100 is encapsulated in suitable well known epoxy plastic material to form the package 200 in a well known standard die molding process.
- a piece of suitable tape 40 such as Kapton tape, is adhesively secured, using any suitable thermo-setting adhesive, to the portions 24 of the first plurality of lead fingers 18 , the die paddle members 30 , and die paddle supports 32 .
- a silver filled epoxy paste adhesive material is used to adhesively attach the semiconductor device 100 to the tape 40 .
- the semiconductor device 100 is adhesively attached to tape 40 which is, in turn, adhesively attached using a suitable thermosetting adhesive to the die paddle supports 32 and portions 24 of the second plurality of lead fingers 18 .
- the ends 13 of the first plurality of lead fingers 12 and ends 36 of the second plurality of lead fingers 18 are connected to the bond pads 102 of the active surface 108 of the semiconductor device 100 by wire bonds 50 .
- the first plurality of lead fingers 12 is located in substantially the same horizontal plane 600 as the active surface 108 of the semiconductor device 100 having bond pads 102 thereon and the second plurality of lead fingers 18 is located in substantially the same horizontal plane 500 below the inactive bottom surface of the semiconductor device 100 , a large number of lead fingers 12 and 18 may be used to form connections between the bond pads 102 and the first plurality of lead fingers 12 and second plurality of lead fingers 18 because the lead fingers 12 and 18 are located in different horizontal planes with respect to the semiconductor device 100 . Furthermore, the second plurality of lead fingers 18 may be used to support the semiconductor device 100 in the package 200 and may be used to conduct heat away from the semiconductor device 200 during operation.
- the lead frame 10 of the present invention has the location of the first plurality of lead fingers 12 adjacent the peripheral sides 104 of the semiconductor device 100 in substantially the same horizontal plane as the active surface 108 of the semiconductor device 100 while the second plurality of lead fingers 18 is located in substantially the same horizontal plane as the die paddle members 30 supporting the semiconductor device 100 , the assembly of the semiconductor device 100 and lead frame 10 of the present invention may be wire bonded in conventional wire bonding equipment and encapsulated in conventional die molding equipment without substantial modification thereof. In this manner, the present invention of the lead frame 10 and semiconductor device 100 saves the expenditure of capital investment in new wire bonding and die molding equipment.
- FIG. 3 a semiconductor assembly of a second embodiment of the present invention including a portion of the lead frame 10 ′ is shown in relation to a semiconductor device 100 ′ in an encapsulated package 200 ′.
- the semiconductor device 100 ′ includes a plurality of bond pads 102 ′ located in multiple rows or columns on the longer peripheral sides 104 ′ thereon, rather than on the ends 106 ′ of the semiconductor device 100 ′.
- the semiconductor device 100 ′ may be of any type, such as a memory device, a microprocessor, etc.
- the lead frame 10 ′ of the present invention is illustrated having a first plurality of lead fingers 12 ′ extending substantially inwardly, terminating at ends 13 ′ thereof which are located substantially adjacent the longer peripheral sides 104 ′ of the semiconductor device 100 ′ in substantially the same horizontal plane as the active surface 108 ′ of the semiconductor device 100 ′.
- the lead frame 10 ′ of the present invention further includes a second plurality of lead fingers 18 ′ which extends substantially inwardly and is downset at portions 20 ′ thereon to have portions 22 ′ thereof lying in a horizontal plane which is substantially slightly lower than the inactive bottom surface of the semiconductor device 100 ′, the portions 22 ′ of the lead fingers 18 ′ extending to the ends 106 ′ of the semiconductor device 100 ′, and lead finger portions 24 ′ which extend under the semiconductor device 100 ′, which help support the semiconductor device 100 ′, and terminate at ends 26 ′ outside the semiconductor device 100 ′ substantially adjacent a longer peripheral side 104 ′ of the semiconductor device 100 ′.
- the lead frame 10 ′ of the present invention further includes die paddle 28 ′ formed by die paddle members 30 ′ in any desired geometric shape or as a solid, one piece member which are, in turn, connected to die paddle supports 32 ′, each of which contain downsets 34 ′ therein so that the die paddle 28 ′ is substantially located in a horizontal plane below the inactive bottom surface of the semiconductor device 100 ′.
- the die paddle supports 32 ′ each further include ends 36 ′ thereon which terminate outside the semiconductor device 100 ′ substantially adjacent a longer peripheral side 104 ′ of the semiconductor device 100 ′.
- the first plurality of lead fingers 12 ′, second plurality of lead fingers 18 ′, and die paddle supports 32 ′ have the ends 13 ′, 26 ′, and 36 ′ thereof, respectively, connected to bond pads 102 ′ of the semiconductor device 100 ′ by means of wire bonds 50 ′ formed during suitable wire bond processes well known in the art.
- the semiconductor device 100 ′ is encapsulated in suitable well known epoxy plastic material to form the package 200 ′ in a well known standard transfer die molding process.
- a piece of suitable tape 40 ′ such as Kapton tape, is adhesively secured, using any suitable thermo- setting adhesive, to the portions 24 ′ of the first plurality of lead fingers 18 ′, the die paddle members 30 ′, and die paddle supports 32 ′.
- a silver filled epoxy paste adhesive material is used to adhesively attach the semiconductor device 100 ′ to the tape 40 ′.
- the second plurality of lead fingers 18 ′ may be used to support the semiconductor device 100 ′ in the package 200 ′ and may be used to conduct heat away from the semiconductor device 100 ′ during operation. In this manner, greater flexibility is created in the design of the circuitry of the semiconductor device 100 ′ and the location of the bond pads 102 ′ thereon.
- the lead frame 10 ′ of the present invention has the location of the first plurality of lead fingers 12 ′ adjacent the peripheral sides 104 ′ of the semiconductor device 100 ′ in substantially the same horizontal plane as the active surface 108 ′ of the semiconductor device 100 ′ while the second plurality of lead fingers 18 ′ is located in substantially the same horizontal plane as the die paddle members 30 ′ supporting the semiconductor device 100 ′, the assembly of the semiconductor device 100 ′ and lead frame 10 ′ of the present invention may be wire bonded in conventional wire bonding equipment and encapsulated in conventional die molding equipment without substantial modification thereof. In this manner, the present invention of the lead frame 10 ′ and semiconductor device 100 ′ saves the expenditure of capital investment in new wire bonding and die molding equipment.
- FIG. 4 a semiconductor assembly of a third embodiment of the present invention including a portion of the lead frame 10 ′′ is shown in relation to a semiconductor device 100 ′′ in an encapsulated package 200 ′′.
- the semiconductor device 100 ′′ includes a plurality of bond pads 102 ′′ located on the longer peripheral sides 104 ′′ and the ends 106 ′′ thereon.
- the semiconductor device 100 ′′ may be of any type, such as a memory device, a microprocessor, etc.
- the lead frame 10 ′′ of the present invention is illustrated having a first plurality of lead fingers 12 ′′ extending substantially inwardly terminating at ends 13 ′′ thereof which are located substantially adjacent the longer peripheral sides 104 ′′ of the semiconductor device 100 ′′ in substantially the same horizontal plane as the active surface 108 ′′ of the semiconductor device 100 ′′.
- the lead frame 10 ′′ of the present invention further includes a second plurality of lead fingers 18 ′′ which extends substantially inwardly and is downset at portions 20 ′′ thereon to have portions 22 ′′ thereof lying in a horizontal plane which is substantially slightly lower than the inactive bottom surface of the semiconductor device 100 ′′, the portions 22 ′′ of the lead fingers 18 ′′ extending to the ends 106 ′′ of the semiconductor device 100 ′, and lead finger portions 24 ′′ which extend under the semiconductor device 100 ′′, which help support the semiconductor device 100 ′′, and terminate at ends 26 ′′ outside the semiconductor device 100 ′′ substantially adjacent a longer peripheral side 104 ′′ of the semiconductor device 100 ′′.
- the lead frame 10 ′′ of the present invention further includes die paddle 28 ′′ formed by die paddle members 30 ′′ in any desired geometric shape or as a solid one piece member which are, in turn, connected to die paddle supports 32 ′′, each of which contain downsets 34 ′′ therein so that the die paddle 28 ′′ is substantially located in a horizontal plane below the inactive bottom surface of the semiconductor device 100 ′′.
- the die paddle supports 32 ′′ each further include ends 36 ′′ thereon which terminate outside the semiconductor device 100 ′′ substantially adjacent a longer peripheral side 104 ′′ of the semiconductor device 100 ′′.
- the first plurality of lead fingers 12 ′′, second plurality of lead fingers 18 ′′, and die paddle supports 32 ′′ have the ends 13 ′′, 26 ′′, and 36 ′′ thereof, respectively, connected to bond pads 102 ′′ of the semiconductor device 100 ′′ by means of wire bonds 50 ′′ formed during suitable wire bond processes well known in the art.
- the semiconductor device 100 ′′ is encapsulated in suitable well known epoxy plastic material to form the package 200 ′′ in a well known standard transfer die molding process.
- a piece of suitable tape 40 ′′ such as Kapton tape, is adhesively secured, using any suitable thermo- setting adhesive, to the portions 24 ′′ of the first plurality of lead fingers 18 ′′, the die paddle members 30 ′′, and die paddle supports 32 ′′.
- a silver filled epoxy paste adhesive material is used to adhesively attach the semiconductor device 100 ′′ to the tape 40 ′′.
- bond pads 102 ′′ are located on the ends 106 ′′ of semiconductor device 100 ′′ and interconnected with the second plurality of lead fingers 18 ′′ or the die paddle supports 32 ′′, if desired. In this manner, greater flexibility is created in the design of the circuitry of the semiconductor device 100 ′′ and the location of the bond pads 102 ′′ thereon.
- the lead frame 10 ′′ of the present invention has the location of the first plurality of lead fingers 12 ′′ adjacent the peripheral sides 104 ′′ of the semiconductor device 100 ′′ in substantially the same horizontal plane as the active surface 108 ′′ of the semiconductor device 100 ′′ while the second plurality of lead fingers 18 ′′ is located in substantially the same horizontal plane as the die paddle members 30 ′′ supporting the semiconductor device 100 ′′, the assembly of the semiconductor device 100 ′′ and lead frame 10 ′′ of the present invention may be wire bonded in conventional wire bonding equipment and encapsulated in conventional die molding equipment without substantial modification thereof. In this manner, the present invention of the lead frame 10 ′′ and semiconductor device 100 ′′ saves the expenditure of capital investment in new wire bonding and die molding equipment.
- the semiconductor assembly of the present invention including a semiconductor device and lead frame having a portion of the lead fingers supporting the semiconductor device offers the advantages of having a portion of the lead fingers supporting the semiconductor device thereby allowing a smaller die paddle to be used and a less substantial die paddle to be required, a wide variety of sizes of semiconductor devices may be used with the lead frame, a wide variety of bond pad layouts may be used on the semiconductor devices with the same lead frame, conventional wire bonding equipment may be used to form the connections between the bond pads on the semiconductor device and the lead frame, conventional transfer molding equipment may be used to encapsulate the assembly, and a higher lead finger density may be used in the same available area depending upon lead frame and semiconductor device design.
- the semiconductor device of the present invention may be substantially square in configuration thereby having opposed peripheral sides and opposed ends of substantially the same length.
- the lead frame may be formed with any number of lead fingers as space allows. Any number of lead fingers may be used to support the semiconductor device in addition to/or without a die paddle support of the semiconductor device.
- the ends of the lead fingers extending along the peripheral sides of the semiconductor device may extend past the ends of adjacent lead fingers.
- the lead fingers extending below the semiconductor device may be spaced any desired distance below the bottom inactive surface of the semiconductor device.
Abstract
A semiconductor device assembly including a semiconductor device having a plurality of bond pads on the active surface thereof and a lead frame having a portion of the plurality of lead fingers of the lead frame located below the semiconductor device in a substantially horizontal plane and another portion of the plurality of lead fingers of the lead frame located substantially in the same horizontal plane as the active surface of the semiconductor device. Both pluralities of lead fingers of the lead frame having their ends being located substantially adjacent the peripheral sides of the semiconductor device, rather than at the ends thereof.
Description
- This application is a continuation of application Ser. No. 09/852,868, filed May 10, 2001, pending, which is continuation of application Ser. No. 09/301,710, filed Apr. 29, 1999, now U.S. Pat. No. 6,271,580 B1, issued Aug. 7, 2001, which is a divisional of application Ser. No. 08/774,609, filed Dec. 30, 1996, now U.S. Pat. No. 5,907,769, issued May 25, 1999.
- 1. Field of the Invention
- The present invention is related to a semiconductor device assembly including a semiconductor device having a plurality of bond pads on the active surface thereof and a lead frame having a first portion of the plurality of lead fingers of the lead frame located below the inactive surface of the semiconductor device in a substantially horizontal plane and another portion of the plurality of lead fingers of the lead frame located substantially in the same horizontal plane as the active surface of the semiconductor device. Both plurality of lead fingers of the lead frame having their ends being located substantially adjacent the peripheral sides of the semiconductor device, rather than at the ends thereof.
- 2. State of the Art
- High performance, low cost, increased miniaturization of components, and greater packaging density of integrated circuits have been and are goals in the electronics industry. Greater integrated circuit package density for a given level of component and internal conductor density is primarily limited by the space available for semiconductor device mounting and packaging. For lead frame mounted semiconductor devices, this limitation is a result of the conventional lead frame design, such conventional lead frame design inherently limits potential single-die package density because the die-attach paddle of the lead frame must be as large or larger than the semiconductor device secured thereto. The larger the semiconductor device, the less space (relative to size of the semiconductor device) that remains around the periphery of the die-attach paddle for bond pads for attendant wire bonding. Furthermore, the inner ends of the lead fingers of a lead frame provide anchor points for the lead fingers when the lead fingers and the die are encapsulated in plastic. These anchor points may be emphasized later as flanges or bends or kinks in the lead. Therefore, as the die size is increased in relation to the package size in ever decreasing size semiconductor packages, there is a corresponding reduction in the space along the sides of the package for the encapsulating plastic which joins the top and bottom portions of the molded plastic body at the mold part line and anchors to the leads. As the leads are subjected to the normal stresses of forming and assembly operations, the encapsulating plastic may crack, which may destroy the package seal and substantially increase the probability of premature semiconductor device failure.
- One method of increasing integrated circuit density is to stack semiconductor dice vertically. U.S. Pat. No. 5,012,323 to Farnworth illustrates combining a pair of semiconductor devices mounted on opposing sides of a lead frame. An upper semiconductor device is back-bonded to the upper surface of the leads of the lead frame by a first adhesively coated, insulated film layer. The lower semiconductor device is face-bonded to the lower lead frame die-bonding region via a second, adhesively coated, insulative, film layer. The wirebonding pads on both upper and lower semiconductor devices are interconnected with the ends of their associated lead extensions with gold or aluminum wires. The lower device needs to be sightly larger than the upper device in order that the lower die bonding pads are accessible from above through an aperture in the lead frame such that gold wire connections can be made to the lead extensions. However, this arrangement has a major disadvantage from a production standpoint, since the different size semiconductor devices require that different separate equipment produce the different dice or that the same equipment be switched over in different production runs to produce the different semiconductor devices. Moreover, the lead frame design employed by Farnworth employs long conductor runs between the die and the exterior of the package. Also, the lead frame configuration is specialized and rather complex.
- U.S. Pat. No. 5,291,061 to Ball illustrates a multiple stacked semiconductor device that contains up to four such devices which does not exceed the height of current single semiconductor device packages. The low profile of the semiconductor device is achieved by close-tolerance stacking which is made possible by a low-loop-profile wirebonding operation and thin adhesive layers between the stacked semiconductor devices. However, Ball secures all of the semiconductor devices to the same side of the lead frame, thereby increasing wire length. Moreover, Ball employs a die paddle to support the semiconductor device stack.
- U.S. Pat. No. 4,862,245 to Pashby illustrates a “leads-over-chip” (LOC) configuration, wherein the inner lead ends of a standard dual-in-line package (DIP) lead frame configuration extend over and are secured to the active (upper) of the semiconductor device through a dielectric layer. The bond wire length is shortened by placing the inner lead ends in closer proximity to a central row of die bond pads, and the lead extensions purportedly enhance heat transfer from the semiconductor device. However, the Pashby LOC configuration, as disclosed, relates to mounting and bonding a single semiconductor device with the inner lead ends of the lead fingers to the surface of the semiconductor device.
- U.S. Pat. No. 4,943,843 illustrates a semiconductor device having improved packaging adhesion of the lead fingers within the packaging resin by spreading leads on or near the non-circuit forming face of the semiconductor device thereby extending the lengths of the inner portions of the lead fingers on or under the semiconductor device. As illustrated in the '843 patent, the semiconductor device is of the type having bond pads located only on the ends thereof, not the peripheral sides of the semiconductor device or about the entire periphery of the semiconductor device.
- U.S. Pat. No. 4,595,945 illustrates a lead frame to distribute power off a semiconductor device using a lead frame having the support paddle of the lead frame being split electrically to provide at least two conductor members that cross under the inactive surface of the semiconductor device. As illustrated, the semiconductor device is of the configuration type having bond pads located only on the ends thereof, not about the peripheral sides of the semiconductor chip or the periphery of the semiconductor device.
- U.S. Pat. No. 5,554,886 illustrates a lead frame used to support a semiconductor device having a portion of the peripheral lead fingers of the lead frame extending along the peripheral sides of the semiconductor device and locally supporting the semiconductor chip therealong. However, no lead fingers are used which extend under the length of the inactive surface of the semiconductor chip to support the semiconductor device and are connected by wire bonding to the bond pads of the semiconductor device.
- U.S. Pat. No. 5,557,143 illustrates a packaged semiconductor device assembly utilizing a plurality of leads. Such leads are arranged in an up and down staggered manner, an interval between ends of low stage leads in the package being narrower than a width of upper stage leads and ends of the lower stage leads in the package are positioned nearer to the semiconductor device pad than ends of the upper stage leads. However, none of the leads extend below the semiconductor device which is solely supported by the die paddle (pad).
- The present invention is related to a semiconductor device assembly including a semiconductor device having a plurality of bond pads on the active surface thereof and a lead frame having a first portion of the plurality of lead fingers of the lead frame located below the inactive surface of the semiconductor device in a substantially horizontal plane and another portion of the plurality of lead fingers of the lead frame located substantially in the same horizontal plane as the active surface of the semiconductor device. Both plurality of lead fingers of the lead frame having their ends being located substantially adjacent the peripheral sides of the semiconductor device, rather than at the ends thereof.
- FIG. 1 is a top view of a portion of the first embodiment of the present invention of the semiconductor assembly including a semiconductor device and lead frame;
- FIG. 2 is a cross sectional view taken along line A-A of FIG. 1 of a portion of the semiconductor assembly of the first embodiment of the present invention;
- FIG. 3 is a top view of a second embodiment of the present invention of the semiconductor assembly including a semiconductor device and lead frame; and
- FIG. 4 is a top view of a third embodiment of the present invention of the semiconductor assembly including a semiconductor device and lead frame.
- The present invention will be better understood when the drawings are taken in conjunction with the description of the invention hereinafter.
- Referring to drawing FIG. 1, a semiconductor assembly of a first embodiment of the present invention including a portion of the
lead frame 10 is shown in relation to asemiconductor device 100 in an encapsulatedpackage 200. - As illustrated, the
semiconductor device 100 includes a plurality ofbond pads 102 located on the longerperipheral sides 104 thereon, rather than on theends 106 of thesemiconductor device 100. Thesemiconductor device 100 may be of any type, such as a memory device, a microprocessor, etc. Thelead frame 10 of the present invention is illustrated having a first plurality oflead fingers 12 which at one time were connected to tiebars 14 before being separated therefrom during the packaging process of thesemiconductor device 100. The first plurality oflead fingers 12 extends substantially inwardly in a substantially parallel manner with respect to adjacent individuallead fingers 12 from the tie bars 14 to terminate at ends 13 thereof which are located substantially adjacent the longerperipheral sides 104 of thesemiconductor device 100 in substantially the same horizontal plane as theactive surface 108 of thesemiconductor device 100. - As further illustrated, the
lead frame 10 of the present invention further includes a second plurality oflead fingers 18, eachlead finger 18 extending substantially inwardly in a substantially parallel manner with respect to individual adjacentlead fingers 18 from the tie bars 14 and is downset atportions 20 thereon to haveportions 22 thereof lying in a horizontal plane which is substantially slightly lower than the bottom inactive surface of thesemiconductor device 100, theportions 22 of eachlead finger 18 having a first portion which extends substantially parallel to theend 106 of thesemiconductor device 100 and a second portion which extends substantially perpendicular to theend 106 of thesemiconductor device 100 and extending thereto, andlead finger portions 24 which extend under the bottom inactive surface of thesemiconductor device 100, which help support thesemiconductor device 100, and terminate at ends 26 outside thesemiconductor device 100 substantially adjacent a longerperipheral side 104 of thesemiconductor device 100. Eachportion 24 of alead finger 18 has a first portion extending substantially parallel to aside 104 of thesemiconductor device 100 and a second portion terminating in anend 26 extending substantially perpendicular to theside 104 of thesemiconductor device 100 and a third transition portion which may contain one or more angled portions therein to transition thelead finger 18 from extending in a first direction from perpendicular to anend 106 of thesemiconductor device 100 to perpendicular to aside 104 of thesemiconductor device 100. - The
lead frame 10 of the present invention further includes diepaddle 28 formed bydie paddle members 30 in any desired geometric shape, having an opening therein or formed as a unitary piece, which are, in turn, connected to die paddle supports 32, each of which containdownsets 34 therein so that thedie paddle 28 is located in a horizontal plane below thesemiconductor device 100. The die paddle supports 32 each further include ends 36 thereon which terminate outside thesemiconductor device 100 substantially adjacent a longerperipheral side 104 of thesemiconductor device 100.Outer portions 38 of the die paddle supports 32 extended to framerails 16 of thelead frame 10 before being severed therefrom after packaging of thesemiconductor device 100. - The first plurality of
lead fingers 12, second plurality oflead fingers 18, and die paddle supports 32 have theirends bond pads 102 of thesemiconductor device 100 by means ofwire bonds 50 formed during suitable wire bond processes well known in the art. - As illustrated, after the
wire bonds 50 are made connecting theends lead fingers 12, second plurality oflead fingers 18, and die paddle supports 32, respectively, thesemiconductor device 100 is encapsulated in suitable well known epoxy plastic material to form thepackage 200 in a well known standard die molding process. - As illustrated, a piece of
suitable tape 40, such as Kapton tape, is adhesively secured, using any suitable thermo-setting adhesive, to theportions 24 of the first plurality oflead fingers 18, thedie paddle members 30, and die paddle supports 32. Preferably, a silver filled epoxy paste adhesive material is used to adhesively attach thesemiconductor device 100 to thetape 40. - Referring to drawing FIG. 2, the
semiconductor device 100 is adhesively attached to tape 40 which is, in turn, adhesively attached using a suitable thermosetting adhesive to the die paddle supports 32 andportions 24 of the second plurality oflead fingers 18. As illustrated, the ends 13 of the first plurality oflead fingers 12 and ends 36 of the second plurality oflead fingers 18 are connected to thebond pads 102 of theactive surface 108 of thesemiconductor device 100 bywire bonds 50. - Since the first plurality of
lead fingers 12 is located in substantially the samehorizontal plane 600 as theactive surface 108 of thesemiconductor device 100 havingbond pads 102 thereon and the second plurality oflead fingers 18 is located in substantially the samehorizontal plane 500 below the inactive bottom surface of thesemiconductor device 100, a large number oflead fingers bond pads 102 and the first plurality oflead fingers 12 and second plurality oflead fingers 18 because thelead fingers semiconductor device 100. Furthermore, the second plurality oflead fingers 18 may be used to support thesemiconductor device 100 in thepackage 200 and may be used to conduct heat away from thesemiconductor device 200 during operation. In this manner, greater flexibility is created in the design of the circuitry of thesemiconductor device 100 and the location of thebond pads 102 thereon. Additionally, since thelead frame 10 of the present invention has the location of the first plurality oflead fingers 12 adjacent theperipheral sides 104 of thesemiconductor device 100 in substantially the same horizontal plane as theactive surface 108 of thesemiconductor device 100 while the second plurality oflead fingers 18 is located in substantially the same horizontal plane as thedie paddle members 30 supporting thesemiconductor device 100, the assembly of thesemiconductor device 100 andlead frame 10 of the present invention may be wire bonded in conventional wire bonding equipment and encapsulated in conventional die molding equipment without substantial modification thereof. In this manner, the present invention of thelead frame 10 andsemiconductor device 100 saves the expenditure of capital investment in new wire bonding and die molding equipment. - Referring to drawing FIG. 3, a semiconductor assembly of a second embodiment of the present invention including a portion of the
lead frame 10′ is shown in relation to asemiconductor device 100′ in an encapsulatedpackage 200′. - As illustrated, the
semiconductor device 100′ includes a plurality ofbond pads 102′ located in multiple rows or columns on the longerperipheral sides 104′ thereon, rather than on theends 106′ of thesemiconductor device 100′. Thesemiconductor device 100′ may be of any type, such as a memory device, a microprocessor, etc. - The
lead frame 10′ of the present invention is illustrated having a first plurality oflead fingers 12′ extending substantially inwardly, terminating at ends 13′ thereof which are located substantially adjacent the longerperipheral sides 104′ of thesemiconductor device 100′ in substantially the same horizontal plane as theactive surface 108′ of thesemiconductor device 100′. - As further illustrated, the
lead frame 10′ of the present invention further includes a second plurality oflead fingers 18′ which extends substantially inwardly and is downset atportions 20′ thereon to haveportions 22′ thereof lying in a horizontal plane which is substantially slightly lower than the inactive bottom surface of thesemiconductor device 100′, theportions 22′ of thelead fingers 18′ extending to theends 106′ of thesemiconductor device 100′, andlead finger portions 24′ which extend under thesemiconductor device 100′, which help support thesemiconductor device 100′, and terminate at ends 26′ outside thesemiconductor device 100′ substantially adjacent a longerperipheral side 104′ of thesemiconductor device 100′. - The
lead frame 10′ of the present invention further includes diepaddle 28′ formed bydie paddle members 30′ in any desired geometric shape or as a solid, one piece member which are, in turn, connected to die paddle supports 32′, each of which contain downsets 34′ therein so that thedie paddle 28′ is substantially located in a horizontal plane below the inactive bottom surface of thesemiconductor device 100′. The die paddle supports 32′ each further include ends 36′ thereon which terminate outside thesemiconductor device 100′ substantially adjacent a longerperipheral side 104′ of thesemiconductor device 100′. - The first plurality of
lead fingers 12′, second plurality oflead fingers 18′, and die paddle supports 32′ have theends 13′, 26′, and 36′ thereof, respectively, connected tobond pads 102′ of thesemiconductor device 100′ by means ofwire bonds 50′ formed during suitable wire bond processes well known in the art. - As illustrated, after the
wire bonds 50′ are made connecting theends 13′, 26′, and 36′ of the first plurality oflead fingers 12′, second plurality oflead fingers 18′, and die paddle supports 32′, respectively, thesemiconductor device 100′ is encapsulated in suitable well known epoxy plastic material to form thepackage 200′ in a well known standard transfer die molding process. - As illustrated, a piece of
suitable tape 40′, such as Kapton tape, is adhesively secured, using any suitable thermo- setting adhesive, to theportions 24′ of the first plurality oflead fingers 18′, thedie paddle members 30′, and die paddle supports 32′. Preferably, a silver filled epoxy paste adhesive material is used to adhesively attach thesemiconductor device 100′ to thetape 40′. - The second plurality of
lead fingers 18′ may be used to support thesemiconductor device 100′ in thepackage 200′ and may be used to conduct heat away from thesemiconductor device 100′ during operation. In this manner, greater flexibility is created in the design of the circuitry of thesemiconductor device 100′ and the location of thebond pads 102′ thereon. Additionally, since thelead frame 10′ of the present invention has the location of the first plurality oflead fingers 12′ adjacent theperipheral sides 104′ of thesemiconductor device 100′ in substantially the same horizontal plane as theactive surface 108′ of thesemiconductor device 100′ while the second plurality oflead fingers 18′ is located in substantially the same horizontal plane as thedie paddle members 30′ supporting thesemiconductor device 100′, the assembly of thesemiconductor device 100′ andlead frame 10′ of the present invention may be wire bonded in conventional wire bonding equipment and encapsulated in conventional die molding equipment without substantial modification thereof. In this manner, the present invention of thelead frame 10′ andsemiconductor device 100′ saves the expenditure of capital investment in new wire bonding and die molding equipment. - Referring to drawing FIG. 4, a semiconductor assembly of a third embodiment of the present invention including a portion of the
lead frame 10″ is shown in relation to asemiconductor device 100″ in an encapsulatedpackage 200″. As illustrated, thesemiconductor device 100″ includes a plurality ofbond pads 102″ located on the longerperipheral sides 104″ and theends 106″ thereon. Thesemiconductor device 100″ may be of any type, such as a memory device, a microprocessor, etc. - The
lead frame 10″ of the present invention is illustrated having a first plurality oflead fingers 12″ extending substantially inwardly terminating at ends 13″ thereof which are located substantially adjacent the longerperipheral sides 104″ of thesemiconductor device 100″ in substantially the same horizontal plane as theactive surface 108″ of thesemiconductor device 100″. - As further illustrated, the
lead frame 10″ of the present invention further includes a second plurality oflead fingers 18″ which extends substantially inwardly and is downset atportions 20″ thereon to haveportions 22″ thereof lying in a horizontal plane which is substantially slightly lower than the inactive bottom surface of thesemiconductor device 100″, theportions 22″ of thelead fingers 18″ extending to theends 106″ of thesemiconductor device 100′, andlead finger portions 24″ which extend under thesemiconductor device 100″, which help support thesemiconductor device 100″, and terminate at ends 26″ outside thesemiconductor device 100″ substantially adjacent a longerperipheral side 104″ of thesemiconductor device 100″. - The
lead frame 10″ of the present invention further includes diepaddle 28″ formed bydie paddle members 30″ in any desired geometric shape or as a solid one piece member which are, in turn, connected to die paddle supports 32″, each of which contain downsets 34″ therein so that thedie paddle 28″ is substantially located in a horizontal plane below the inactive bottom surface of thesemiconductor device 100″. The die paddle supports 32″ each further include ends 36″ thereon which terminate outside thesemiconductor device 100″ substantially adjacent a longerperipheral side 104″ of thesemiconductor device 100″. - The first plurality of
lead fingers 12″, second plurality oflead fingers 18″, and die paddle supports 32″ have theends 13″, 26″, and 36″ thereof, respectively, connected tobond pads 102″ of thesemiconductor device 100″ by means ofwire bonds 50″ formed during suitable wire bond processes well known in the art. - As illustrated, after the
wire bonds 50″ are made connecting theends 13″, 26″, and 36″ of the first plurality oflead fingers 12″, second plurality oflead fingers 18″, and die paddle supports 32″, respectively, thesemiconductor device 100″ is encapsulated in suitable well known epoxy plastic material to form thepackage 200″ in a well known standard transfer die molding process. - As illustrated, a piece of
suitable tape 40″, such as Kapton tape, is adhesively secured, using any suitable thermo- setting adhesive, to theportions 24″ of the first plurality oflead fingers 18″, thedie paddle members 30″, and die paddle supports 32″. Preferably, a silver filled epoxy paste adhesive material is used to adhesively attach thesemiconductor device 100″ to thetape 40″. - Also,
bond pads 102″ are located on theends 106″ ofsemiconductor device 100″ and interconnected with the second plurality oflead fingers 18″ or the die paddle supports 32″, if desired. In this manner, greater flexibility is created in the design of the circuitry of thesemiconductor device 100″ and the location of thebond pads 102″ thereon. Additionally, since thelead frame 10″ of the present invention has the location of the first plurality oflead fingers 12″ adjacent theperipheral sides 104″ of thesemiconductor device 100″ in substantially the same horizontal plane as theactive surface 108″ of thesemiconductor device 100″ while the second plurality oflead fingers 18″ is located in substantially the same horizontal plane as thedie paddle members 30″ supporting thesemiconductor device 100″, the assembly of thesemiconductor device 100″ andlead frame 10″ of the present invention may be wire bonded in conventional wire bonding equipment and encapsulated in conventional die molding equipment without substantial modification thereof. In this manner, the present invention of thelead frame 10″ andsemiconductor device 100″ saves the expenditure of capital investment in new wire bonding and die molding equipment. - As is readily apparent from the foregoing, the semiconductor assembly of the present invention including a semiconductor device and lead frame having a portion of the lead fingers supporting the semiconductor device offers the advantages of having a portion of the lead fingers supporting the semiconductor device thereby allowing a smaller die paddle to be used and a less substantial die paddle to be required, a wide variety of sizes of semiconductor devices may be used with the lead frame, a wide variety of bond pad layouts may be used on the semiconductor devices with the same lead frame, conventional wire bonding equipment may be used to form the connections between the bond pads on the semiconductor device and the lead frame, conventional transfer molding equipment may be used to encapsulate the assembly, and a higher lead finger density may be used in the same available area depending upon lead frame and semiconductor device design.
- It is contemplated that changes, additions, modifications and deletions may be made to the semiconductor assembly of the present invention which fall within the scope of the claimed invention. For instance, although the semiconductor device of the present invention is illustrated with longer peripheral sides and opposed ends, the semiconductor device may be substantially square in configuration thereby having opposed peripheral sides and opposed ends of substantially the same length. The lead frame may be formed with any number of lead fingers as space allows. Any number of lead fingers may be used to support the semiconductor device in addition to/or without a die paddle support of the semiconductor device. The ends of the lead fingers extending along the peripheral sides of the semiconductor device may extend past the ends of adjacent lead fingers. The lead fingers extending below the semiconductor device may be spaced any desired distance below the bottom inactive surface of the semiconductor device.
Claims (30)
1. A semiconductor assembly for a semiconductor device having opposed longer peripheral sides and opposed ends, an active surface in substantially a first horizontal plane, an inactive bottom surface in substantially a second horizontal plane, and a plurality of bonds pads located on the active surface of the semiconductor device, a first portion of the plurality of bond pads located adjacent one of the opposed longer peripheral sides and a second portion of the plurality of bond pads located adjacent another of the opposed longer peripheral sides, said assembly including:
a lead frame comprising:
a first plurality of lead fingers extending substantially in the first horizontal plane of the active surface of the semiconductor device, each lead finger of the first plurality of lead fingers terminating in an end located adjacent a longer peripheral side of the opposed longer peripheral sides of the semiconductor device; and
a second plurality of lead fingers extending below the inactive bottom surface of the semiconductor device, each lead finger of the second plurality of lead fingers having a portion thereof extending adjacent an end of the opposed ends of the semiconductor device and terminating in an end located adjacent a longer peripheral side of the opposed longer peripheral sides of the semiconductor device, some of the second plurality of lead fingers forming a die paddle for locating the semiconductor device thereon, a plurality of lead fingers of the second plurality of lead fingers each having a portion thereof extending adjacent a portion of a lead finger of the first plurality of lead fingers, a portion thereof extending substantially adjacent an end of the opposed ends of the semiconductor device, a portion extending substantially opposed to an end of the opposed ends of the semiconductor device and extending adjacent a portion of the die paddle, and having a portion extending beyond a side of the opposed longer peripheral sides of the semiconductor device.
2. The assembly of claim 1 , wherein the die paddle of the lead frame further includes:
a die paddle located below the inactive bottom surface of the semiconductor device formed by a plurality of the second plurality of lead fingers.
3. The assembly of claim 1 , wherein the ends of the first plurality of lead fingers extend past the ends of adjacent lead fingers of the second plurality of lead fingers.
4. The assembly of claim 1 , wherein the ends of the second plurality of lead fingers extend past the ends of adjacent lead fingers of the first plurality of lead fingers.
5. The assembly of claim 1 , further including:
tape located between the second plurality of lead fingers and the inactive bottom surface of the semiconductor device.
6. The assembly of claim 2 , further including:
tape located between the die paddle and the inactive bottom surface of the semiconductor device.
7. The assembly of claim 2 , further including:
tape located between the die paddle and the second plurality of lead fingers and the inactive bottom surface of the semiconductor device.
8. The assembly of claim 5 , wherein the second plurality of lead fingers are adhesively attached to the tape.
9. The assembly of claim 8 , wherein the second plurality of lead fingers are adhesively attached to the tape using thermosetting adhesive.
10. The assembly of claim 5 , wherein the semiconductor device is adhesively attached to the tape.
11. The assembly of claim 10 , wherein the semiconductor device is adhesively attached to the tape using silver epoxy paste.
12. The assembly of claim 1 , further including:
at least one wire bond extending between at least one bond pad of the plurality bond pads located on the active surface of the semiconductor device and at least one lead finger of the first plurality of lead fingers and second plurality of lead fingers of the lead frame.
13. The assembly of claim 2 , wherein the die paddle includes at least one portion thereon extending beyond a longer peripheral side of the opposed longer peripheral sides and at least another portion extending beyond an end of the opposed ends of the semiconductor device.
14. The assembly of claim 1 , wherein the opposed longer peripheral sides of the semiconductor device and the opposed ends of the semiconductor device are substantially a same length.
15. The assembly of claim 13 , further including:
at least one wire bond connecting the at least one portion of the die paddle extending beyond the longer peripheral side of the opposed longer peripheral sides and a bond pad of the plurality of bond pads on the active surface of the semiconductor device.
16. The assembly of claim 13 , further including:
at least one wire bond connecting the at least one portion of the die paddle extending beyond the end of the opposed ends of the semiconductor device and a bond pad of the plurality of bonds pads on the active surface of the semiconductor device.
17. The assembly of claim 1 , further including:
a plastic material encapsulating the semiconductor device and the lead frame.
18. The assembly of claim 1 , wherein at least one lead fingers of the second plurality of lead fingers includes an offset therein.
19. The assembly of claim 1 , wherein the second plurality of lead fingers includes:
at least one lead finger having a portion thereof extending adjacent a portion of a lead finger of the first plurality of lead fingers, a portion thereof extending substantially adjacent an end of the opposed ends of the semiconductor device, a portion extending substantially opposed to an end of the opposed ends of the semiconductor device, and having a portion extending beyond a side of the opposed longer peripheral sides of the semiconductor device.
20. A lead frame for a semiconductor assembly having a semiconductor device having opposed longer peripheral sides, opposed ends, an active surface in substantially a first horizontal plane, an inactive bottom surface in substantially a second horizontal plane, and a plurality of bonds pads located on the active surface of the semiconductor device, a first portion of the plurality of bond pads located adjacent one of the opposed longer peripheral sides and a second portion of the plurality of bond pads located adjacent another of the opposed longer peripheral sides, said lead frame comprising:
a first plurality of lead fingers extending substantially in the first horizontal plane of the active surface of the semiconductor device, each lead finger of the first plurality of lead fingers terminating in an end located adjacent a longer peripheral side of the opposed longer peripheral sides of the semiconductor device; and
a second plurality of lead fingers extending below the inactive bottom surface of the semiconductor device, each lead finger of the second plurality of lead fingers having a portion thereof extending adjacent an end of the opposed ends of the semiconductor device and terminating in an end located adjacent the longer peripheral side of the opposed longer peripheral sides of the semiconductor device, at least one lead finger having a portion thereof extending adjacent a portion of a lead finger of the first plurality of lead fingers, a portion thereof extending substantially adjacent an end of the opposed ends of the semiconductor device, a portion extending substantially opposed to an end of the opposed ends of the semiconductor device, and having a portion extending beyond a side of the opposed longer peripheral sides of the semiconductor device; and
a die paddle.
21. The lead frame of claim 20 , wherein the ends of the first plurality of lead fingers extend past the ends of adjacent lead fingers of the second plurality of lead fingers.
22. The lead frame of claim 20 , wherein the ends of the second plurality of lead fingers extend past the ends of adjacent lead fingers of the first plurality of lead fingers.
23. The lead frame of claim 20 , further including:
tape located on the second plurality of lead fingers.
24. The lead frame of claim 20 , further including:
tape located between the die paddle and the inactive bottom surface of the semiconductor device.
25. The lead frame of claim 20 , further including:
tape located between the die paddle and the second plurality of lead fingers and the inactive bottom surface of the semiconductor device.
26. The lead frame of claim 23 , wherein the second plurality of lead fingers are adhesively attached to the tape.
27. The lead frame of claim 26 , wherein the second plurality of lead fingers are adhesively attached to the tape using thermosetting adhesive.
28. The lead frame of claim 20 , wherein the die paddle includes at least one portion thereon extending beyond a longer peripheral side of the opposed longer peripheral sides and at least another portion extending beyond an end of the opposed ends of the semiconductor device.
29. The lead frame of claim 20 , wherein at least one lead fingers of the second plurality of lead fingers includes an offset therein.
30. A lead frame for a semiconductor assembly having a semiconductor device having opposed longer peripheral sides, opposed ends, an active surface in substantially a first horizontal plane, an inactive bottom surface in substantially a second horizontal plane, and a plurality of bonds pads located on the active surface of the semiconductor device, a first portion of the plurality of bond pads located adjacent one of the opposed longer peripheral sides and a second portion of the plurality of bond pads located adjacent another of the opposed longer peripheral sides, said lead frame comprising:
a first plurality of lead fingers extending over at least a portion of the active surface of the semiconductor device, each lead finger of the first plurality of lead fingers terminating in an end located adjacent a longer peripheral side of the opposed longer peripheral sides of the semiconductor device; and
a second plurality of lead fingers extending below the inactive bottom surface of the semiconductor device, some of the second plurality of lead fingers forming a die paddle, a plurality of lead fingers of the second plurality of lead fingers each having a portion thereof extending adjacent a portion of a lead finger of the first plurality of lead fingers, a portion thereof extending substantially adjacent an end of the opposed ends of the semiconductor device, a portion extending substantially opposed to an end of the opposed ends of the semiconductor device and extending adjacent a portion of the die paddle, and having a portion extending beyond a side of the opposed longer peripheral sides of the semiconductor device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/200,847 US20020180008A1 (en) | 1996-12-30 | 2002-07-22 | Leads under chip in conventional IC package |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/774,609 US5907769A (en) | 1996-12-30 | 1996-12-30 | Leads under chip in conventional IC package |
US09/301,710 US6271580B1 (en) | 1996-12-30 | 1999-04-29 | Leads under chip in conventional IC package |
US09/852,868 US6445061B2 (en) | 1996-12-30 | 2001-05-10 | Leads under chip in conventional IC package |
US10/200,847 US20020180008A1 (en) | 1996-12-30 | 2002-07-22 | Leads under chip in conventional IC package |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/852,868 Continuation US6445061B2 (en) | 1996-12-30 | 2001-05-10 | Leads under chip in conventional IC package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020180008A1 true US20020180008A1 (en) | 2002-12-05 |
Family
ID=25101758
Family Applications (9)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/774,609 Expired - Lifetime US5907769A (en) | 1996-12-30 | 1996-12-30 | Leads under chip in conventional IC package |
US09/302,083 Expired - Lifetime US6277673B1 (en) | 1996-12-30 | 1999-04-29 | Leads under chip in conventional IC package |
US09/301,710 Expired - Lifetime US6271580B1 (en) | 1996-12-30 | 1999-04-29 | Leads under chip in conventional IC package |
US09/417,159 Expired - Lifetime US6130474A (en) | 1996-12-30 | 1999-10-12 | Leads under chip IC package |
US09/852,868 Expired - Lifetime US6445061B2 (en) | 1996-12-30 | 2001-05-10 | Leads under chip in conventional IC package |
US09/918,739 Expired - Lifetime US6830961B2 (en) | 1996-12-30 | 2001-07-31 | Methods for leads under chip in conventional IC package |
US10/200,847 Abandoned US20020180008A1 (en) | 1996-12-30 | 2002-07-22 | Leads under chip in conventional IC package |
US10/300,300 Expired - Lifetime US6958528B2 (en) | 1996-12-30 | 2002-11-19 | Leads under chip IC package |
US11/185,346 Expired - Fee Related US7084490B2 (en) | 1996-12-30 | 2005-07-20 | Leads under chip IC package |
Family Applications Before (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/774,609 Expired - Lifetime US5907769A (en) | 1996-12-30 | 1996-12-30 | Leads under chip in conventional IC package |
US09/302,083 Expired - Lifetime US6277673B1 (en) | 1996-12-30 | 1999-04-29 | Leads under chip in conventional IC package |
US09/301,710 Expired - Lifetime US6271580B1 (en) | 1996-12-30 | 1999-04-29 | Leads under chip in conventional IC package |
US09/417,159 Expired - Lifetime US6130474A (en) | 1996-12-30 | 1999-10-12 | Leads under chip IC package |
US09/852,868 Expired - Lifetime US6445061B2 (en) | 1996-12-30 | 2001-05-10 | Leads under chip in conventional IC package |
US09/918,739 Expired - Lifetime US6830961B2 (en) | 1996-12-30 | 2001-07-31 | Methods for leads under chip in conventional IC package |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/300,300 Expired - Lifetime US6958528B2 (en) | 1996-12-30 | 2002-11-19 | Leads under chip IC package |
US11/185,346 Expired - Fee Related US7084490B2 (en) | 1996-12-30 | 2005-07-20 | Leads under chip IC package |
Country Status (1)
Country | Link |
---|---|
US (9) | US5907769A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6576985B2 (en) * | 2000-05-30 | 2003-06-10 | General Semiconductor Taiwan, Ltd. | Semiconductor device packaging assembly |
US6686651B1 (en) * | 2001-11-27 | 2004-02-03 | Amkor Technology, Inc. | Multi-layer leadframe structure |
US20040084756A1 (en) * | 2002-09-24 | 2004-05-06 | Hitachi, Ltd. | Electronic circuit device and manufacturing method thereof |
US20040104457A1 (en) * | 2002-11-27 | 2004-06-03 | United Test And Assembly Test Center Ltd. | High density chip scale leadframe package and method of manufacturing the package |
US20110291251A1 (en) * | 2010-05-27 | 2011-12-01 | Zigmund Ramirez Camacho | Integrated circuit packaging system with multiple row leads and method of manufacture thereof |
Families Citing this family (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5796158A (en) * | 1995-07-31 | 1998-08-18 | Micron Technology, Inc. | Lead frame coining for semiconductor devices |
US5717246A (en) | 1996-07-29 | 1998-02-10 | Micron Technology, Inc. | Hybrid frame with lead-lock tape |
US6072228A (en) * | 1996-10-25 | 2000-06-06 | Micron Technology, Inc. | Multi-part lead frame with dissimilar materials and method of manufacturing |
US5907769A (en) * | 1996-12-30 | 1999-05-25 | Micron Technology, Inc. | Leads under chip in conventional IC package |
US6144089A (en) | 1997-11-26 | 2000-11-07 | Micron Technology, Inc. | Inner-digitized bond fingers on bus bars of semiconductor device package |
US6314639B1 (en) | 1998-02-23 | 2001-11-13 | Micron Technology, Inc. | Chip scale package with heat spreader and method of manufacture |
US7233056B1 (en) | 1998-02-23 | 2007-06-19 | Micron Technology, Inc. | Chip scale package with heat spreader |
US6429528B1 (en) * | 1998-02-27 | 2002-08-06 | Micron Technology, Inc. | Multichip semiconductor package |
US6610561B2 (en) * | 1998-02-27 | 2003-08-26 | Hitachi, Ltd. | Method of fabricating a semiconductor device |
JPH11251506A (en) * | 1998-02-27 | 1999-09-17 | Hitachi Ltd | Semiconductor device and manufacture thereof |
US6600215B1 (en) | 1998-04-02 | 2003-07-29 | Micron Technology, Inc. | Method and apparatus for coupling a semiconductor die to die terminals |
US6124150A (en) * | 1998-08-20 | 2000-09-26 | Micron Technology, Inc. | Transverse hybrid LOC package |
US6753922B1 (en) * | 1998-10-13 | 2004-06-22 | Intel Corporation | Image sensor mounted by mass reflow |
US6339253B1 (en) * | 1999-08-30 | 2002-01-15 | Micron Technology, Inc. | Semiconductor package |
US6576988B2 (en) * | 1999-08-30 | 2003-06-10 | Micron Technology, Inc. | Semiconductor package |
JP3062192B1 (en) * | 1999-09-01 | 2000-07-10 | 松下電子工業株式会社 | Lead frame and method of manufacturing resin-encapsulated semiconductor device using the same |
US6867499B1 (en) * | 1999-09-30 | 2005-03-15 | Skyworks Solutions, Inc. | Semiconductor packaging |
KR100379089B1 (en) * | 1999-10-15 | 2003-04-08 | 앰코 테크놀로지 코리아 주식회사 | leadframe and semiconductor package using it |
US7183138B2 (en) * | 2000-08-23 | 2007-02-27 | Micron Technology, Inc. | Method and apparatus for decoupling conductive portions of a microelectronic device package |
US6564979B2 (en) | 2001-07-18 | 2003-05-20 | Micron Technology, Inc. | Method and apparatus for dispensing adhesive on microelectronic substrate supports |
US6548376B2 (en) | 2001-08-30 | 2003-04-15 | Micron Technology, Inc. | Methods of thinning microelectronic workpieces |
JP2003204009A (en) * | 2001-11-01 | 2003-07-18 | Sanyo Electric Co Ltd | Semiconductor device |
JP3920629B2 (en) * | 2001-11-15 | 2007-05-30 | 三洋電機株式会社 | Semiconductor device |
JP2003174111A (en) * | 2001-12-06 | 2003-06-20 | Sanyo Electric Co Ltd | Semiconductor device |
US6870276B1 (en) * | 2001-12-26 | 2005-03-22 | Micron Technology, Inc. | Apparatus for supporting microelectronic substrates |
US6621150B1 (en) * | 2002-07-10 | 2003-09-16 | Siliconware Precision Industries Co., Ltd. | Lead frame adaptable to the trend of IC packaging |
US6903001B2 (en) * | 2002-07-18 | 2005-06-07 | Micron Technology Inc. | Techniques to create low K ILD for BEOL |
JP2004063565A (en) * | 2002-07-25 | 2004-02-26 | Seiko Epson Corp | Semiconductor device and its fabricating process, substrate and electronic apparatus |
US6845901B2 (en) * | 2002-08-22 | 2005-01-25 | Micron Technology, Inc. | Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece |
US7132734B2 (en) * | 2003-01-06 | 2006-11-07 | Micron Technology, Inc. | Microelectronic component assemblies and microelectronic component lead frame structures |
US6879050B2 (en) * | 2003-02-11 | 2005-04-12 | Micron Technology, Inc. | Packaged microelectronic devices and methods for packaging microelectronic devices |
SG143931A1 (en) * | 2003-03-04 | 2008-07-29 | Micron Technology Inc | Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths |
US7183485B2 (en) * | 2003-03-11 | 2007-02-27 | Micron Technology, Inc. | Microelectronic component assemblies having lead frames adapted to reduce package bow |
SG137651A1 (en) * | 2003-03-14 | 2007-12-28 | Micron Technology Inc | Microelectronic devices and methods for packaging microelectronic devices |
SG143932A1 (en) * | 2003-05-30 | 2008-07-29 | Micron Technology Inc | Packaged microelectronic devices and methods of packaging microelectronic devices |
US7227095B2 (en) * | 2003-08-06 | 2007-06-05 | Micron Technology, Inc. | Wire bonders and methods of wire-bonding |
US7071421B2 (en) | 2003-08-29 | 2006-07-04 | Micron Technology, Inc. | Stacked microfeature devices and associated methods |
US6924655B2 (en) * | 2003-09-03 | 2005-08-02 | Micron Technology, Inc. | Probe card for use with microelectronic components, and methods for making same |
JP3880572B2 (en) * | 2003-10-31 | 2007-02-14 | 沖電気工業株式会社 | Semiconductor chip and semiconductor device |
SG153627A1 (en) | 2003-10-31 | 2009-07-29 | Micron Technology Inc | Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components |
US7038327B2 (en) * | 2003-11-11 | 2006-05-02 | Au Optronics Corp. | Anisotropic conductive film bonding pad |
US7091124B2 (en) | 2003-11-13 | 2006-08-15 | Micron Technology, Inc. | Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
US20050104171A1 (en) * | 2003-11-13 | 2005-05-19 | Benson Peter A. | Microelectronic devices having conductive complementary structures and methods of manufacturing microelectronic devices having conductive complementary structures |
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
TWI243386B (en) * | 2004-02-26 | 2005-11-11 | Au Optronics Corp | Anisotropic conductive film pad |
JP4372022B2 (en) * | 2004-04-27 | 2009-11-25 | 株式会社東芝 | Semiconductor device |
US20050247894A1 (en) | 2004-05-05 | 2005-11-10 | Watkins Charles M | Systems and methods for forming apertures in microfeature workpieces |
US7232754B2 (en) | 2004-06-29 | 2007-06-19 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US7680966B1 (en) * | 2004-06-29 | 2010-03-16 | National Semiconductor Corporation | Memory interface including generation of timing signals for memory operation |
SG145547A1 (en) * | 2004-07-23 | 2008-09-29 | Micron Technology Inc | Microelectronic component assemblies with recessed wire bonds and methods of making same |
US7632747B2 (en) * | 2004-08-19 | 2009-12-15 | Micron Technology, Inc. | Conductive structures for microfeature devices and methods for fabricating microfeature devices |
US7083425B2 (en) | 2004-08-27 | 2006-08-01 | Micron Technology, Inc. | Slanted vias for electrical circuits on circuit boards and other substrates |
US7511364B2 (en) * | 2004-08-31 | 2009-03-31 | Micron Technology, Inc. | Floating lead finger on a lead frame, lead frame strip, and lead frame assembly including same |
US7095122B2 (en) * | 2004-09-01 | 2006-08-22 | Micron Technology, Inc. | Reduced-dimension microelectronic component assemblies with wire bonds and methods of making same |
US7300857B2 (en) | 2004-09-02 | 2007-11-27 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US7202112B2 (en) * | 2004-10-22 | 2007-04-10 | Tessera, Inc. | Micro lead frame packages and methods of manufacturing the same |
US7271482B2 (en) | 2004-12-30 | 2007-09-18 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
JP2007129182A (en) | 2005-05-11 | 2007-05-24 | Toshiba Corp | Semiconductor device |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7375415B2 (en) * | 2005-06-30 | 2008-05-20 | Sandisk Corporation | Die package with asymmetric leadframe connection |
US7489022B2 (en) * | 2005-08-02 | 2009-02-10 | Viasat, Inc. | Radio frequency over-molded leadframe package |
SG130061A1 (en) | 2005-08-24 | 2007-03-20 | Micron Technology Inc | Microelectronic devices and microelectronic support devices, and associated assemblies and methods |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7262134B2 (en) | 2005-09-01 | 2007-08-28 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7466013B2 (en) * | 2005-12-15 | 2008-12-16 | Etron Technology, Inc. | Semiconductor die structure featuring a triple pad organization |
US20070148820A1 (en) * | 2005-12-22 | 2007-06-28 | Micron Technology, Inc. | Microelectronic devices and methods for manufacturing microelectronic devices |
SG133445A1 (en) | 2005-12-29 | 2007-07-30 | Micron Technology Inc | Methods for packaging microelectronic devices and microelectronic devices formed using such methods |
US7910385B2 (en) * | 2006-05-12 | 2011-03-22 | Micron Technology, Inc. | Method of fabricating microelectronic devices |
US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
US7808088B2 (en) * | 2006-06-07 | 2010-10-05 | Texas Instruments Incorporated | Semiconductor device with improved high current performance |
SG138501A1 (en) * | 2006-07-05 | 2008-01-28 | Micron Technology Inc | Lead frames, microelectronic devices with lead frames, and methods for manufacturing lead frames and microelectronic devices with lead frames |
SG139573A1 (en) * | 2006-07-17 | 2008-02-29 | Micron Technology Inc | Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods |
US7629249B2 (en) | 2006-08-28 | 2009-12-08 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US8084846B2 (en) * | 2006-11-29 | 2011-12-27 | Micron Technology, Inc. | Balanced semiconductor device packages including lead frame with floating leads and associated methods |
JP4745205B2 (en) * | 2006-11-30 | 2011-08-10 | 株式会社東芝 | Semiconductor device |
US20080217759A1 (en) * | 2007-03-06 | 2008-09-11 | Taiwan Solutions Systems Corp. | Chip package substrate and structure thereof |
US7955898B2 (en) | 2007-03-13 | 2011-06-07 | Micron Technology, Inc. | Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices |
US7977778B2 (en) * | 2007-05-04 | 2011-07-12 | Stats Chippac Ltd. | Integrated circuit package system with interference-fit feature |
JP5004654B2 (en) * | 2007-05-16 | 2012-08-22 | パナソニック株式会社 | Wiring board connection method and wiring board structure |
KR100798896B1 (en) * | 2007-06-07 | 2008-01-29 | 주식회사 실리콘웍스 | Pad layout structure of semiconductor chip |
JP4489100B2 (en) * | 2007-06-18 | 2010-06-23 | 株式会社東芝 | Semiconductor package |
US8058099B2 (en) * | 2007-06-28 | 2011-11-15 | Sandisk Technologies Inc. | Method of fabricating a two-sided die in a four-sided leadframe based package |
US8395246B2 (en) * | 2007-06-28 | 2013-03-12 | Sandisk Technologies Inc. | Two-sided die in a four-sided leadframe based package |
SG149710A1 (en) * | 2007-07-12 | 2009-02-27 | Micron Technology Inc | Interconnects for packaged semiconductor devices and methods for manufacturing such devices |
SG149725A1 (en) * | 2007-07-24 | 2009-02-27 | Micron Technology Inc | Thin semiconductor die packages and associated systems and methods |
SG149726A1 (en) | 2007-07-24 | 2009-02-27 | Micron Technology Inc | Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods |
SG149724A1 (en) | 2007-07-24 | 2009-02-27 | Micron Technology Inc | Semicoductor dies with recesses, associated leadframes, and associated systems and methods |
SG150396A1 (en) * | 2007-08-16 | 2009-03-30 | Micron Technology Inc | Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods |
SG150410A1 (en) | 2007-08-31 | 2009-03-30 | Micron Technology Inc | Partitioned through-layer via and associated systems and methods |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US8084854B2 (en) | 2007-12-28 | 2011-12-27 | Micron Technology, Inc. | Pass-through 3D interconnect for microelectronic dies and associated systems and methods |
US7821112B2 (en) * | 2008-03-09 | 2010-10-26 | Powertech Technology Inc | Semiconductor device with wire-bonding on multi-zigzag fingers |
US8253230B2 (en) | 2008-05-15 | 2012-08-28 | Micron Technology, Inc. | Disabling electrical connections using pass-through 3D interconnects and associated systems and methods |
JP5629264B2 (en) | 2009-09-11 | 2014-11-19 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
KR101904730B1 (en) * | 2012-07-31 | 2018-10-08 | 삼성디스플레이 주식회사 | Tape pakage and display apparatus having the same |
CN103928431B (en) * | 2012-10-31 | 2017-03-01 | 矽力杰半导体技术(杭州)有限公司 | A kind of flip-chip packaged device |
CN102915988A (en) * | 2012-10-31 | 2013-02-06 | 矽力杰半导体技术(杭州)有限公司 | Lead frame and flip chip packaging device using same |
US8836091B1 (en) | 2013-03-12 | 2014-09-16 | Freescale Semiconductor, Inc. | Lead frame for semiconductor package with enhanced stress relief |
ITTO20150231A1 (en) * | 2015-04-24 | 2016-10-24 | St Microelectronics Srl | PROCEDURE FOR PRODUCING LEAD FRAME FOR CORRESPONDING ELECTRONIC COMPONENTS, COMPONENT AND IT PRODUCT |
US9786582B2 (en) * | 2016-01-29 | 2017-10-10 | Texas Instruments Incorporated | Planar leadframe substrate having a downset below within a die area |
Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4766478A (en) * | 1986-09-02 | 1988-08-23 | Dennis Richard K | Lead frame for semi-conductor device and process of connecting same |
US4862245A (en) * | 1985-04-18 | 1989-08-29 | International Business Machines Corporation | Package semiconductor chip |
US5012323A (en) * | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
US5057900A (en) * | 1988-10-17 | 1991-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device and a manufacturing method for the same |
US5057901A (en) * | 1989-09-27 | 1991-10-15 | Die Tech, Inc. | Lead frame for semi-conductor device |
US5057805A (en) * | 1990-05-16 | 1991-10-15 | Mitsubishi Denki Kabushiki Kaisha | Microwave semiconductor device |
US5121187A (en) * | 1988-10-17 | 1992-06-09 | Semiconductor Energy Laboratory Co., Ltd. | Electric device having a leadframe covered with an antioxidation film |
US5151559A (en) * | 1991-05-02 | 1992-09-29 | International Business Machines Corporation | Planarized thin film surface covered wire bonded semiconductor package |
US5220195A (en) * | 1991-12-19 | 1993-06-15 | Motorola, Inc. | Semiconductor device having a multilayer leadframe with full power and ground planes |
US5223740A (en) * | 1990-04-27 | 1993-06-29 | Kawasaki Kaisha Toshiba | Plastic mold type semiconductor device |
US5289344A (en) * | 1992-10-08 | 1994-02-22 | Allegro Microsystems Inc. | Integrated-circuit lead-frame package with failure-resistant ground-lead and heat-sink means |
US5291061A (en) * | 1993-04-06 | 1994-03-01 | Micron Semiconductor, Inc. | Multi-chip stacked devices |
US5329158A (en) * | 1990-03-23 | 1994-07-12 | Motorola Inc. | Surface mountable semiconductor device having self loaded solder joints |
US5365107A (en) * | 1992-06-04 | 1994-11-15 | Shinko Electric Industries, Co., Ltd. | Semiconductor device having tab tape |
US5382546A (en) * | 1992-03-23 | 1995-01-17 | Hitachi, Ltd. | Semiconductor device and method of fabricating same, as well as lead frame used therein and method of fabricating same |
US5394751A (en) * | 1992-01-24 | 1995-03-07 | Mitsubishi Denki Kabushiki Kaisha | Method of producing semiconductor pressure sensor |
USRE35109E (en) * | 1982-10-08 | 1995-12-05 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US5519576A (en) * | 1994-07-19 | 1996-05-21 | Analog Devices, Inc. | Thermally enhanced leadframe |
US5541446A (en) * | 1994-08-29 | 1996-07-30 | Analog Devices, Inc. | Integrated circuit package with improved heat dissipation |
US5552631A (en) * | 1992-06-04 | 1996-09-03 | Lsi Logic Corporation | Semiconductor device assembly including power or ground plane which is provided on opposite surface of insulating layer from signal traces, and is exposed to central opening in insulating layer for interconnection to semiconductor die |
US5703396A (en) * | 1995-10-31 | 1997-12-30 | Nec Corporation | Plastic encapsulated semiconductor device having wing leads |
US5710064A (en) * | 1994-08-16 | 1998-01-20 | Samsung Electronics Co., Ltd. | Method for manufacturing a semiconductor package |
US5736785A (en) * | 1996-12-20 | 1998-04-07 | Industrial Technology Research Institute | Semiconductor package for improving the capability of spreading heat |
US5776799A (en) * | 1996-11-08 | 1998-07-07 | Samsung Electronics Co., Ltd. | Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same |
US5776802A (en) * | 1993-12-08 | 1998-07-07 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and manufacturing method of the same |
US5828125A (en) * | 1993-03-29 | 1998-10-27 | Staktek Corporation | Ultra-high density warp-resistant memory module |
US5869888A (en) * | 1990-06-11 | 1999-02-09 | Hitachi, Ltd. | Semiconductor device with lead structure on principal surface of chip |
US5945731A (en) * | 1995-10-11 | 1999-08-31 | Nec Corporation | Resin encapsulated semiconductor device and method for manufacturing the same |
US5976912A (en) * | 1994-03-18 | 1999-11-02 | Hitachi Chemical Company, Ltd. | Fabrication process of semiconductor package and semiconductor package |
US6160307A (en) * | 1994-08-16 | 2000-12-12 | Samsung Electronics Co., Ltd. | Semiconductor packages having split die pad |
US6236107B1 (en) * | 1994-04-29 | 2001-05-22 | Texas Instruments Incorporated | Encapsulate resin LOC package and method of fabrication |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US344440A (en) * | 1886-06-29 | Gas-engine | ||
US3444440A (en) * | 1964-11-27 | 1969-05-13 | Motorola Inc | Multiple lead semiconductor device with plastic encapsulation supporting such leads and associated elements |
DE1907075B2 (en) * | 1969-02-13 | 1974-07-04 | Semikron Gesellschaft Fuer Gleichrichterbau Und Elektronik Mbh, 8500 Nuernberg | Process for the production of small semiconductor rectifiers |
US4048438A (en) * | 1974-10-23 | 1977-09-13 | Amp Incorporated | Conductor patterned substrate providing stress release during direct attachment of integrated circuit chips |
US4246595A (en) * | 1977-03-08 | 1981-01-20 | Matsushita Electric Industrial Co., Ltd. | Electronics circuit device and method of making the same |
US4447857A (en) * | 1981-12-09 | 1984-05-08 | International Business Machines Corporation | Substrate with multiple type connections |
US4595945A (en) * | 1983-10-21 | 1986-06-17 | At&T Bell Laboratories | Plastic package with lead frame crossunder |
US4612564A (en) * | 1984-06-04 | 1986-09-16 | At&T Bell Laboratories | Plastic integrated circuit package |
JPH06105721B2 (en) * | 1985-03-25 | 1994-12-21 | 日立超エル・エス・アイエンジニアリング株式会社 | Semiconductor device |
JPS62216259A (en) * | 1986-03-17 | 1987-09-22 | Fujitsu Ltd | Manufacture and structure of hybrid integrated circuit |
JP2763004B2 (en) * | 1987-10-20 | 1998-06-11 | 株式会社 日立製作所 | Semiconductor device |
US4937656A (en) * | 1988-04-22 | 1990-06-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JPH02110961A (en) * | 1988-10-19 | 1990-04-24 | Dainippon Printing Co Ltd | Semiconductor element lead frame structure and manufacture thereof |
US5502278A (en) * | 1989-05-30 | 1996-03-26 | Thomson Composants Militaires Et Spatiaux | Encased electronic circuit with chip on a grid zone of conductive contacts |
JP2746660B2 (en) * | 1989-06-02 | 1998-05-06 | 新光電気工業株式会社 | Lead frame manufacturing method |
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
JPH03195052A (en) * | 1989-12-25 | 1991-08-26 | Dainippon Printing Co Ltd | Lead frame and manufacture thereof |
JPH0760838B2 (en) * | 1990-11-13 | 1995-06-28 | 株式会社東芝 | Semiconductor device |
US5539251A (en) * | 1992-05-11 | 1996-07-23 | Micron Technology, Inc. | Tie bar over chip lead frame design |
JP3088193B2 (en) * | 1992-06-05 | 2000-09-18 | 三菱電機株式会社 | Method for manufacturing semiconductor device having LOC structure and lead frame used therein |
US5311404A (en) * | 1992-06-30 | 1994-05-10 | Hughes Aircraft Company | Electrical interconnection substrate with both wire bond and solder contacts |
EP0595021A1 (en) * | 1992-10-28 | 1994-05-04 | International Business Machines Corporation | Improved lead frame package for electronic devices |
CH686325A5 (en) * | 1992-11-27 | 1996-02-29 | Esec Sempac Sa | Electronic module and chip card. |
JPH0714976A (en) * | 1993-06-24 | 1995-01-17 | Shinko Electric Ind Co Ltd | Lead frame and semiconductor device |
US5557143A (en) * | 1993-09-16 | 1996-09-17 | Rohm Co., Ltd. | Semiconductor device having two staggered lead frame stages |
JP2931741B2 (en) * | 1993-09-24 | 1999-08-09 | 株式会社東芝 | Semiconductor device |
KR970010678B1 (en) * | 1994-03-30 | 1997-06-30 | 엘지반도체 주식회사 | Lead frame and the package thereof |
JPH07288309A (en) | 1994-04-19 | 1995-10-31 | Mitsubishi Electric Corp | Semiconductor device, manufacture thereof and semiconductor module |
US5504370A (en) * | 1994-09-15 | 1996-04-02 | National Semiconductor Corporation | Electronic system circuit package directly supporting components on isolated subsegments |
JPH08148603A (en) * | 1994-11-22 | 1996-06-07 | Nec Kyushu Ltd | Ball grid array type semiconductor device and manufacture thereof |
US5907769A (en) * | 1996-12-30 | 1999-05-25 | Micron Technology, Inc. | Leads under chip in conventional IC package |
DE69724930T2 (en) * | 1997-03-21 | 2004-07-29 | S.E.G. Mekanik Ab | Method for automatically checking the calibration of a measuring device |
-
1996
- 1996-12-30 US US08/774,609 patent/US5907769A/en not_active Expired - Lifetime
-
1999
- 1999-04-29 US US09/302,083 patent/US6277673B1/en not_active Expired - Lifetime
- 1999-04-29 US US09/301,710 patent/US6271580B1/en not_active Expired - Lifetime
- 1999-10-12 US US09/417,159 patent/US6130474A/en not_active Expired - Lifetime
-
2001
- 2001-05-10 US US09/852,868 patent/US6445061B2/en not_active Expired - Lifetime
- 2001-07-31 US US09/918,739 patent/US6830961B2/en not_active Expired - Lifetime
-
2002
- 2002-07-22 US US10/200,847 patent/US20020180008A1/en not_active Abandoned
- 2002-11-19 US US10/300,300 patent/US6958528B2/en not_active Expired - Lifetime
-
2005
- 2005-07-20 US US11/185,346 patent/US7084490B2/en not_active Expired - Fee Related
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE35109E (en) * | 1982-10-08 | 1995-12-05 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US4862245A (en) * | 1985-04-18 | 1989-08-29 | International Business Machines Corporation | Package semiconductor chip |
US4766478A (en) * | 1986-09-02 | 1988-08-23 | Dennis Richard K | Lead frame for semi-conductor device and process of connecting same |
US5057900A (en) * | 1988-10-17 | 1991-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device and a manufacturing method for the same |
US5121187A (en) * | 1988-10-17 | 1992-06-09 | Semiconductor Energy Laboratory Co., Ltd. | Electric device having a leadframe covered with an antioxidation film |
US5057901A (en) * | 1989-09-27 | 1991-10-15 | Die Tech, Inc. | Lead frame for semi-conductor device |
US5012323A (en) * | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
US5329158A (en) * | 1990-03-23 | 1994-07-12 | Motorola Inc. | Surface mountable semiconductor device having self loaded solder joints |
US5223740A (en) * | 1990-04-27 | 1993-06-29 | Kawasaki Kaisha Toshiba | Plastic mold type semiconductor device |
US5057805A (en) * | 1990-05-16 | 1991-10-15 | Mitsubishi Denki Kabushiki Kaisha | Microwave semiconductor device |
US5869888A (en) * | 1990-06-11 | 1999-02-09 | Hitachi, Ltd. | Semiconductor device with lead structure on principal surface of chip |
US5151559A (en) * | 1991-05-02 | 1992-09-29 | International Business Machines Corporation | Planarized thin film surface covered wire bonded semiconductor package |
US5220195A (en) * | 1991-12-19 | 1993-06-15 | Motorola, Inc. | Semiconductor device having a multilayer leadframe with full power and ground planes |
US5394751A (en) * | 1992-01-24 | 1995-03-07 | Mitsubishi Denki Kabushiki Kaisha | Method of producing semiconductor pressure sensor |
US5382546A (en) * | 1992-03-23 | 1995-01-17 | Hitachi, Ltd. | Semiconductor device and method of fabricating same, as well as lead frame used therein and method of fabricating same |
US5365107A (en) * | 1992-06-04 | 1994-11-15 | Shinko Electric Industries, Co., Ltd. | Semiconductor device having tab tape |
US5552631A (en) * | 1992-06-04 | 1996-09-03 | Lsi Logic Corporation | Semiconductor device assembly including power or ground plane which is provided on opposite surface of insulating layer from signal traces, and is exposed to central opening in insulating layer for interconnection to semiconductor die |
US5681777A (en) * | 1992-06-04 | 1997-10-28 | Lsi Logic Corporation | Process for manufacturing a multi-layer tab tape semiconductor device |
US5289344A (en) * | 1992-10-08 | 1994-02-22 | Allegro Microsystems Inc. | Integrated-circuit lead-frame package with failure-resistant ground-lead and heat-sink means |
US5828125A (en) * | 1993-03-29 | 1998-10-27 | Staktek Corporation | Ultra-high density warp-resistant memory module |
US5291061A (en) * | 1993-04-06 | 1994-03-01 | Micron Semiconductor, Inc. | Multi-chip stacked devices |
US5776802A (en) * | 1993-12-08 | 1998-07-07 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and manufacturing method of the same |
US5976912A (en) * | 1994-03-18 | 1999-11-02 | Hitachi Chemical Company, Ltd. | Fabrication process of semiconductor package and semiconductor package |
US6236107B1 (en) * | 1994-04-29 | 2001-05-22 | Texas Instruments Incorporated | Encapsulate resin LOC package and method of fabrication |
US5519576A (en) * | 1994-07-19 | 1996-05-21 | Analog Devices, Inc. | Thermally enhanced leadframe |
US5710064A (en) * | 1994-08-16 | 1998-01-20 | Samsung Electronics Co., Ltd. | Method for manufacturing a semiconductor package |
US6160307A (en) * | 1994-08-16 | 2000-12-12 | Samsung Electronics Co., Ltd. | Semiconductor packages having split die pad |
US5541446A (en) * | 1994-08-29 | 1996-07-30 | Analog Devices, Inc. | Integrated circuit package with improved heat dissipation |
US5945731A (en) * | 1995-10-11 | 1999-08-31 | Nec Corporation | Resin encapsulated semiconductor device and method for manufacturing the same |
US5703396A (en) * | 1995-10-31 | 1997-12-30 | Nec Corporation | Plastic encapsulated semiconductor device having wing leads |
US5776799A (en) * | 1996-11-08 | 1998-07-07 | Samsung Electronics Co., Ltd. | Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same |
US5736785A (en) * | 1996-12-20 | 1998-04-07 | Industrial Technology Research Institute | Semiconductor package for improving the capability of spreading heat |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6576985B2 (en) * | 2000-05-30 | 2003-06-10 | General Semiconductor Taiwan, Ltd. | Semiconductor device packaging assembly |
US6686651B1 (en) * | 2001-11-27 | 2004-02-03 | Amkor Technology, Inc. | Multi-layer leadframe structure |
US20040084756A1 (en) * | 2002-09-24 | 2004-05-06 | Hitachi, Ltd. | Electronic circuit device and manufacturing method thereof |
US7208816B2 (en) * | 2002-09-24 | 2007-04-24 | Hitachi, Ltd. | Electronic circuit device and manufacturing method thereof |
US7453138B2 (en) | 2002-09-24 | 2008-11-18 | Hitachi, Ltd. | Electronic circuit device and manufacturing method thereof |
US20040104457A1 (en) * | 2002-11-27 | 2004-06-03 | United Test And Assembly Test Center Ltd. | High density chip scale leadframe package and method of manufacturing the package |
US8129222B2 (en) * | 2002-11-27 | 2012-03-06 | United Test And Assembly Test Center Ltd. | High density chip scale leadframe package and method of manufacturing the package |
US20110291251A1 (en) * | 2010-05-27 | 2011-12-01 | Zigmund Ramirez Camacho | Integrated circuit packaging system with multiple row leads and method of manufacture thereof |
US8455993B2 (en) * | 2010-05-27 | 2013-06-04 | Stats Chippac Ltd. | Integrated circuit packaging system with multiple row leads and method of manufacture thereof |
Also Published As
Publication number | Publication date |
---|---|
US20030067059A1 (en) | 2003-04-10 |
US20010045629A1 (en) | 2001-11-29 |
US6830961B2 (en) | 2004-12-14 |
US7084490B2 (en) | 2006-08-01 |
US6958528B2 (en) | 2005-10-25 |
US20010031553A1 (en) | 2001-10-18 |
US6130474A (en) | 2000-10-10 |
US6277673B1 (en) | 2001-08-21 |
US5907769A (en) | 1999-05-25 |
US6445061B2 (en) | 2002-09-03 |
US6271580B1 (en) | 2001-08-07 |
US20050248006A1 (en) | 2005-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6445061B2 (en) | Leads under chip in conventional IC package | |
US5898220A (en) | Multi-chip device and method of fabrication employing leads over and under processes | |
US6080264A (en) | Combination of semiconductor interconnect | |
US5894165A (en) | Leads between chips assembly | |
US6762079B2 (en) | Methods for fabricating dual loc semiconductor die assembly employing floating lead finger structure | |
US5770888A (en) | Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package | |
KR0149798B1 (en) | Semiconductor device and method of manufacture and lead frame | |
US6297547B1 (en) | Mounting multiple semiconductor dies in a package | |
US7199458B2 (en) | Stacked offset semiconductor package and method for fabricating | |
US7986032B2 (en) | Semiconductor package system with substrate having different bondable heights at lead finger tips | |
US7339258B2 (en) | Dual row leadframe and fabrication method | |
US20020024122A1 (en) | Lead frame having a side ring pad and semiconductor chip package including the same | |
JP2000133767A (en) | Laminated semiconductor package and its manufacture | |
US20070105280A1 (en) | Brace for wire loop | |
JPH07153904A (en) | Manufacture of laminar type semiconductor device, and semiconductor package manufactured thereby | |
US20020084519A1 (en) | Semiconductor chip stack package and fabrication method thereof | |
JPH0529528A (en) | Semiconductor integrated circuit device and lead frame used for same | |
KR940005490Y1 (en) | Leadframe for semiconductor device | |
US20020092892A1 (en) | Wire bonding method | |
JPH05304241A (en) | Semiconductor device | |
KR20010053953A (en) | Multi chip package | |
JPH0669411A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |