US20030025153A1 - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- US20030025153A1 US20030025153A1 US10/260,573 US26057302A US2003025153A1 US 20030025153 A1 US20030025153 A1 US 20030025153A1 US 26057302 A US26057302 A US 26057302A US 2003025153 A1 US2003025153 A1 US 2003025153A1
- Authority
- US
- United States
- Prior art keywords
- channel region
- recessed channel
- recessed
- impurity regions
- doped impurity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 53
- 238000000034 method Methods 0.000 title claims abstract description 29
- 239000012535 impurity Substances 0.000 claims abstract description 40
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 239000010410 layer Substances 0.000 claims description 50
- 208000022010 Lhermitte-Duclos disease Diseases 0.000 claims description 22
- 150000004767 nitrides Chemical class 0.000 claims description 20
- 239000011229 interlayer Substances 0.000 claims description 8
- 238000000059 patterning Methods 0.000 claims description 8
- 238000000206 photolithography Methods 0.000 claims description 7
- 230000015572 biosynthetic process Effects 0.000 claims description 6
- 239000011810 insulating material Substances 0.000 claims description 5
- 239000002184 metal Substances 0.000 claims description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229920005591 polysilicon Polymers 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 claims description 2
- 238000001039 wet etching Methods 0.000 claims description 2
- 238000005530 etching Methods 0.000 claims 2
- 238000004519 manufacturing process Methods 0.000 abstract description 9
- 238000012856 packing Methods 0.000 abstract description 5
- 238000002955 isolation Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 3
- 230000002349 favourable effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
Definitions
- the present invention relates to a semiconductor device, and more particularly, to a semiconductor device, in which an inverted sidewall spacer LDD(Lightly Doped Drain) structure is employed for securing a fabrication allowance and improving a device packing density; and a method for fabricating the same.
- LDD Lightly Doped Drain
- the related art semiconductor device is provided with a device isolating layer 2 of STI structure stuffed in a trench of a depth in a device isolation region, a gate electrode 5 of a planar structure on an active region defined by the device isolating layer 2 , gate sidewalls 7 a at sides of the gate electrode 5 , source/drain regions having LDD regions 6 a and 6 b in surfaces of the semiconductor substrate under the gate sidewalls 7 a and highly doped impurity regions 8 a and 8 b in surfaces of the semiconductor substrate 1 on both sides of the gate sidewalls 7 a and the gate electrode 5 , an interlayer insulating layer 9 having contact holes to the source/drain regions selectively, and metal electrode layers 10 a and 10 b in contact with the source/drain regions through the contact holes in the interlayer insulating layer 9 , respectively.
- the LDD regions 6 a and 6 b is formed between a channel region
- FIGS. 1A ⁇ 1 H illustrate sections showing the steps of a related art method for fabricating a semiconductor device.
- the related art method for fabricating a semiconductor device starts with forming an oxide film 2 and a nitride layer 3 on a semiconductor substrate 1 in succession. Then, as shown in FIG. 1B, the nitride layer 3 and the oxide film 2 are removed selectively by photolithography, and exposed portions of the semiconductor substrate 1 are etched to a depth, to form trenches. The trenches are stuffed with an insulating material, and planarized, to form a device isolating layer 4 of an STI(Shallow Trench Isolation) structure. As shown in FIG. 1C, the nitride layer 3 is removed. And, as shown in FIG.
- a gate electrode 5 is formed on an active region defined by the device isolation layer 4 .
- the gate electrode 5 is used as a mask in implanting impurities in the surfaces of the semiconductor substrate 1 lightly, to form LDD regions 6 a and 6 b.
- a gate sidewall forming material layer such as an HLD(High Temperature Low Pressure Deposition) layer 7 , is formed on an entire surface inclusive of the gate electrode 5 .
- the HLD layer 7 is etched back, leaving the HLD layer 7 on side surfaces of the gate electrode 5 , to form gate sidewalls 7 a.
- the gate electrode 5 inclusive of the gate sidewalls 7 a is used as a mask in implanting impurities highly, to form source/drain regions having LDD regions 6 a and 6 b and impurity regions 8 a and 8 b.
- an interlayer insulating layer 9 is formed on an entire surface, and etched selectively, to expose the source/drain regions, to form metal electrode layers 10 a and 10 b.
- the related art method for fabricating a semiconductor device has a minimum line width in the gate electrode patterning fixed from a limitation of resolution of photolithography.
- the patterning of the gate electrode by photolithography and the planar gate electrode are difficult to apply to a method for fabricating a submicron device with a line width of the circuit in a range of 0.1 mm.
- the limitation in reduction of line width of the circuit causes difficulty in securing a fabrication allowance in fabrication of devices of high device packing density.
- the wide variation of CD(Critical Dimension) in the gate electrode patterning causes difficulty in obtaining products with stable characteristics.
- the present invention is directed to a semiconductor device and a method for fabricating the same that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
- An object of the present invention is to provide a semiconductor device and a method for fabricating the same, which permits to secure a fabrication allowance and to improve a device packing density.
- the semiconductor device includes a semiconductor substrate, a recessed channel region recessed below a surface of the semiconductor substrate, and a gate oxide film formed on the recessed channel region, a first and a second lightly doped impurity regions in surfaces of the substrate adjacent to, and on both sides of the recessed channel region respectively, and a first and a second highly doped impurity regions adjacent to the first and second lightly doped impurity regions, respectively, inverted sidewalls on the first and second lightly doped impurity regions each having a round in a side of the recessed channel region, and a gate electrode both on the inverted sidewalls and the recessed channel region.
- a method for fabricating a semiconductor device including the steps of (1) forming an oxide film and a nitride film on a semiconductor substrate in succession and patterning selectively, and forming trenches using the patterned oxide film and the nitride film, (2) stuffing an insulating material in the trenches, to form device isolating layers, (3) removing a width of the nitride film on an active region defined by the device isolating layers, to form a channel defining trench, (4) using the patterned nitride film as a mask in implanting impurities lightly, to form lightly doped impurity regions for forming LDDs, (5) forming inverted sidewalls at sides of the channel defining trench, and oxidizing a bottom portion, to form the LDD regions, (6) removing the oxide film on a bottom surface of the channel defining trench, to form a channel of semispherical recess with a depth, (7) removing
- FIGS. 1 A ⁇ 1 H illustrate sections showing the steps of a related art method for fabricating a semiconductor device
- FIG. 2 illustrates a section of a semiconductor device in accordance with a preferred embodiment of the present invention.
- FIGS. 3 A ⁇ 3 K illustrate sections showing the steps of a method for fabricating a semiconductor device in accordance with a preferred embodiment of the present invention.
- FIG. 2 illustrates a section of a semiconductor device in accordance with a preferred embodiment of the present invention
- FIGS. 3 A ⁇ 3 K illustrate sections showing the steps of a method for fabricating a semiconductor device in accordance with apreferred embodiment of the present invention.
- the semiconductor device of inverted sidewall LDD structure of the present invention has the following structure.
- the semiconductor device of inverted sidewall LDD structure of the present invention includes device isolation layers 24 of STI structure stuffed in trenches each with a depth in device isolating regions of a semiconductor substrate 21 , a recessed channel region 28 of semispherical form with a depth in an active region defined by the device isolation layers 24 , a gate oxide film 29 formed on a surface of the recessed channel region 28 , a first and a second lightly doped impurity regions, i.e., LDD regions 26 a and 26 b adjacent to, and on both sides of the recessed channel region 28 , inverted sidewalls 27 on the LDD regions 26 a and 26 b each having a round form in a side of the recessed channel region 28 and a vertical form to the substrate in an outer side of the recessed channel region 28 , a recessed gate electrode 30 on the gate oxide film 29 and the inverted sidewalls 27 having a bottom portion positioned below a surface of the substrate and a top portion
- a distance along a surface of the channel region is greater than a horizontal distance between the LDD regions 26 a and 26 b as the channel region is recessed in a semispherical form. And, a line width is reduced by a size of a portion at which the gate electrode 30 and the inverted sidewalls 27 are overlapped. And, the gate electrode 30 has a uniform thickness.
- an oxide film 22 having a thickness of 90 ⁇ 110 ⁇ and a nitride layer 23 having a thickness of 1400 ⁇ 1600 ⁇ are formed on a semiconductor substrate 21 in succession.
- the nitride layer 23 and the oxide film 22 are selectively removed by photolithography, and exposed portions of the semiconductor substrate 21 are etched, to form trenches.
- the trenches are stuffed with an insulating material, and planarized by CMP(Chemical Mechanical Polishing), to form device isolating layers 24 of STI structure.
- a width of the nitride layer 23 on the active region defined by the device isolating layer 24 is removed, to form a channel defining trench 25 .
- impurities are implanted in the channel defining trench 25 lightly, to form a lightly doped impurity region 26 for forming LDDs.
- a material layer for forming gate sidewalls such as an HLD layer is formed on an entire surface having the lightly doped impurity region 26 for forming LDDs is formed thereon.
- the material layer for forming gate sidewalls is etched back, to form inverted sidewalls 27 at sides of the channel defining trench 25 .
- FIG. 3C impurities are implanted in the channel defining trench 25 lightly, to form a lightly doped impurity region 26 for forming LDDs.
- a bottom portion of the channel defining trench 25 having the inverted sidewalls 27 formed thereon is oxidized, to divide the lightly doped impurity regions 26 in two portions, to form LDD regions 26 a and 26 b.
- an oxide film on a bottom surface of the channel defining trench 25 is removed by wet etching, to form a channel region of semispherical recess.
- the nitride layer 23 is removed.
- an oxidation process is conducted, to form a gate oxide film 29 on a surface of the channel region 28 .
- a material layer for forming a gate electrode such as polysilicon, is formed, and selectively patterned by photolithography to form a gate electrode 30 .
- the gate electrode 30 inclusive of the inverted sidewalls 27 is used as a mask in implanting impurities highly, to form source/drain regions having LDD regions 26 a and 26 b and highly doped impurity regions 31 a and 31 b.
- an interlayer insulating layer 32 is formed on an entire surface, and etched selectively, until the source/drain regions are exposed.
- metal electrode layers 33 a and 33 b in contact with the exposed source/drain regions are formed.
- the utilization ofthe nitride layer for forming device isolating layer in the formation of the LDD structure can simplify a fabrication process.
- the utilization of the inverted sidewalls in formation of the channel region and the gate electrode permits application of the present invention to a device fabrication process of submicron structure.
- the lessened variation of critical dimension of the gate electrode caused by patterning the gate electrode after formation of the gate sidewalls and the LDD regions permits the devices to have a stable characteristics.
- the adequately secured channel region length within a limited area by forming the channel region of semispherical recess is favorable in fabrication of devices with high device packing densities.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Semiconductor device and method for fabricating the same, the device including a semiconductor substrate, a recessed channel region recessed below a surface of the semiconductor substrate, and a gate oxide film formed on the recessed channel region, a first and a second lightly doped impurity regions in surfaces of the substrate adjacent to, and on both sides of the recessed channel region respectively, and a first and a second highly doped impurity regions adjacent to the first and second lightly doped impurity regions, respectively, inverted sidewalls on the first and second lightly doped impurity regions each having a round in a side of the recessed channel region, and a gate electrode both on the inverted sidewalls and the recessed channel region, whereby securing a fabrication allowance and improving a device packing density.
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device, and more particularly, to a semiconductor device, in which an inverted sidewall spacer LDD(Lightly Doped Drain) structure is employed for securing a fabrication allowance and improving a device packing density; and a method for fabricating the same.
- 2. Background of the Related Art
- A related art semiconductor device and method for fabricating the same will be explained with reference to the attached drawings. The related art semiconductor device is provided with a
device isolating layer 2 of STI structure stuffed in a trench of a depth in a device isolation region, agate electrode 5 of a planar structure on an active region defined by thedevice isolating layer 2,gate sidewalls 7 a at sides of thegate electrode 5, source/drain regions havingLDD regions gate sidewalls 7 a and highly dopedimpurity regions semiconductor substrate 1 on both sides of thegate sidewalls 7 a and thegate electrode 5, aninterlayer insulating layer 9 having contact holes to the source/drain regions selectively, andmetal electrode layers interlayer insulating layer 9, respectively. TheLDD regions gate electrode 5 and the highly dopedimpurity regions - A related art method for fabricating a semiconductor device will be explained. FIGS. 1A ˜1H illustrate sections showing the steps of a related art method for fabricating a semiconductor device.
- Referring to FIG. 1A, the related art method for fabricating a semiconductor device starts with forming an
oxide film 2 and anitride layer 3 on asemiconductor substrate 1 in succession. Then, as shown in FIG. 1B, thenitride layer 3 and theoxide film 2 are removed selectively by photolithography, and exposed portions of thesemiconductor substrate 1 are etched to a depth, to form trenches. The trenches are stuffed with an insulating material, and planarized, to form adevice isolating layer 4 of an STI(Shallow Trench Isolation) structure. As shown in FIG. 1C, thenitride layer 3 is removed. And, as shown in FIG. 1D, agate electrode 5 is formed on an active region defined by thedevice isolation layer 4. As shown in FIG. 1E, thegate electrode 5 is used as a mask in implanting impurities in the surfaces of thesemiconductor substrate 1 lightly, to formLDD regions layer 7, is formed on an entire surface inclusive of thegate electrode 5. Then, as shown in FIG. 1G, theHLD layer 7 is etched back, leaving theHLD layer 7 on side surfaces of thegate electrode 5, to formgate sidewalls 7 a. Thegate electrode 5 inclusive of thegate sidewalls 7 a is used as a mask in implanting impurities highly, to form source/drain regions havingLDD regions impurity regions interlayer insulating layer 9 is formed on an entire surface, and etched selectively, to expose the source/drain regions, to formmetal electrode layers - However, the related art semiconductor device and method for fabricating the same have the following problems.
- The patterning of the gate electrode by photolithography and the planar gate electrode are difficult to apply to a method for fabricating a submicron device with a line width of the circuit in a range of 0.1 mm. The limitation in reduction of line width of the circuit causes difficulty in securing a fabrication allowance in fabrication of devices of high device packing density. The wide variation of CD(Critical Dimension) in the gate electrode patterning causes difficulty in obtaining products with stable characteristics.
- Accordingly, the present invention is directed to a semiconductor device and a method for fabricating the same that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
- An object of the present invention is to provide a semiconductor device and a method for fabricating the same, which permits to secure a fabrication allowance and to improve a device packing density.
- Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
- To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, the semiconductor device includes a semiconductor substrate, a recessed channel region recessed below a surface of the semiconductor substrate, and a gate oxide film formed on the recessed channel region, a first and a second lightly doped impurity regions in surfaces of the substrate adjacent to, and on both sides of the recessed channel region respectively, and a first and a second highly doped impurity regions adjacent to the first and second lightly doped impurity regions, respectively, inverted sidewalls on the first and second lightly doped impurity regions each having a round in a side of the recessed channel region, and a gate electrode both on the inverted sidewalls and the recessed channel region.
- In another aspect of the present invention, there is provided a method for fabricating a semiconductor device, including the steps of (1) forming an oxide film and a nitride film on a semiconductor substrate in succession and patterning selectively, and forming trenches using the patterned oxide film and the nitride film, (2) stuffing an insulating material in the trenches, to form device isolating layers, (3) removing a width of the nitride film on an active region defined by the device isolating layers, to form a channel defining trench, (4) using the patterned nitride film as a mask in implanting impurities lightly, to form lightly doped impurity regions for forming LDDs, (5) forming inverted sidewalls at sides of the channel defining trench, and oxidizing a bottom portion, to form the LDD regions, (6) removing the oxide film on a bottom surface of the channel defining trench, to form a channel of semispherical recess with a depth, (7) removing the nitride layer, forming a gate oxide film on a surface of a recessed channel region, and forming a gate electrode both on the inverted sidewalls and the gate oxide film, and (8) using the gate electrode inclusive of the inverted sidewalls as a mask in implanting impurities, heavily.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention:
- In the drawings:
- FIGS.1A˜1H illustrate sections showing the steps of a related art method for fabricating a semiconductor device;
- FIG. 2 illustrates a section of a semiconductor device in accordance with a preferred embodiment of the present invention; and,
- FIGS.3A˜3K illustrate sections showing the steps of a method for fabricating a semiconductor device in accordance with a preferred embodiment of the present invention.
- Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. FIG. 2 illustrates a section of a semiconductor device in accordance with a preferred embodiment of the present invention, and FIGS.3A˜3K illustrate sections showing the steps of a method for fabricating a semiconductor device in accordance with apreferred embodiment of the present invention. The semiconductor device of inverted sidewall LDD structure of the present invention has the following structure.
- Referring to FIG. 2, the semiconductor device of inverted sidewall LDD structure of the present invention includes
device isolation layers 24 of STI structure stuffed in trenches each with a depth in device isolating regions of asemiconductor substrate 21, arecessed channel region 28 of semispherical form with a depth in an active region defined by thedevice isolation layers 24, agate oxide film 29 formed on a surface of therecessed channel region 28, a first and a second lightly doped impurity regions, i.e.,LDD regions recessed channel region 28, invertedsidewalls 27 on theLDD regions recessed channel region 28 and a vertical form to the substrate in an outer side of therecessed channel region 28, arecessed gate electrode 30 on thegate oxide film 29 and the invertedsidewalls 27 having a bottom portion positioned below a surface of the substrate and a top portion recessed identical to, and as much as a recessed depth of therecessed channel region 28 according to a form of therecessed channel region 28, a first and a second highly dopedimpurity regions gate electrode 30 adjacent to theLDD regions sidewalls 27, aninterlayer insulating layer 32 on an entire surface inclusive of thegate electrode 30 having contact holes to the first and second highly dopedimpurity regions metal electrode layers impurity regions interlayer insulating layer 32. In this instance, it is apparent that a distance along a surface of the channel region is greater than a horizontal distance between theLDD regions gate electrode 30 and the invertedsidewalls 27 are overlapped. And, thegate electrode 30 has a uniform thickness. - A method for fabricating the semiconductor device in accordance with a preferred embodiment of the present invention will be described.
- Referring to FIG. 3A, an
oxide film 22 having a thickness of 90˜110Å and anitride layer 23 having a thickness of 1400˜1600Å are formed on asemiconductor substrate 21 in succession. As shown in FIG. 3B, thenitride layer 23 and theoxide film 22 are selectively removed by photolithography, and exposed portions of thesemiconductor substrate 21 are etched, to form trenches. The trenches are stuffed with an insulating material, and planarized by CMP(Chemical Mechanical Polishing), to formdevice isolating layers 24 of STI structure. A width of thenitride layer 23 on the active region defined by thedevice isolating layer 24 is removed, to form achannel defining trench 25. As shown in FIG. 3C, impurities are implanted in thechannel defining trench 25 lightly, to form a lightly dopedimpurity region 26 for forming LDDs. Then, as shown in FIG. 3D, a material layer for forming gate sidewalls, such as an HLD layer is formed on an entire surface having the lightly dopedimpurity region 26 for forming LDDs is formed thereon. As shown in FIG. 3E, the material layer for forming gate sidewalls is etched back, to forminverted sidewalls 27 at sides of thechannel defining trench 25. As shown in FIG. 3F, a bottom portion of thechannel defining trench 25 having the inverted sidewalls 27 formed thereon is oxidized, to divide the lightly dopedimpurity regions 26 in two portions, to formLDD regions channel defining trench 25 is removed by wet etching, to form a channel region of semispherical recess. Then, as shown in FIG. 3H, thenitride layer 23 is removed. And, as shown in FIG. 31, an oxidation process is conducted, to form agate oxide film 29 on a surface of thechannel region 28. Then, a material layer for forming a gate electrode, such as polysilicon, is formed, and selectively patterned by photolithography to form agate electrode 30. As shown in FIG. 3J, thegate electrode 30 inclusive of theinverted sidewalls 27 is used as a mask in implanting impurities highly, to form source/drain regions havingLDD regions impurity regions interlayer insulating layer 32 is formed on an entire surface, and etched selectively, until the source/drain regions are exposed. And, metal electrode layers 33 a and 33 b in contact with the exposed source/drain regions are formed. Thus, the method for fabricating a semiconductor device permits to form a circuit line width to be beyond a limitation of resolution of photolithography by employing inverted sidewall structure and forming the channel region of semispherical recess. - The semiconductor device and method for fabricating the same of the present invention have the following advantages.
- First, the utilization ofthe nitride layer for forming device isolating layer in the formation of the LDD structure can simplify a fabrication process.
- Second, the utilization of the inverted sidewalls in formation of the channel region and the gate electrode permits application of the present invention to a device fabrication process of submicron structure.
- Third, the lessened variation of critical dimension of the gate electrode caused by patterning the gate electrode after formation of the gate sidewalls and the LDD regions permits the devices to have a stable characteristics.
- Fourth, the adequate fabrication allowance secured by patterning the gate electrode after formation of the gate. sidewalls and the LDD regions is favorable in view of improvement of a device reliability and yield.
- Fifth, the adequately secured channel region length within a limited area by forming the channel region of semispherical recess is favorable in fabrication of devices with high device packing densities.
- It will be apparent to those skilled in the art that various modifications and variations can be made in the semiconductor device and method for fabricating the same of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
Claims (14)
1. A semiconductor device having a unit cell comprising:
a semiconductor substrate;
a recessed channel region recessed below a surface of the semiconductor substrate, and a gate oxide film formed on the recessed channel region;
a first and a second lightly doped impurity regions in surfaces of the substrate adjacent to, and on both sides of the recessed channel region respectively, and a first and a second highly doped impurity regions adjacent to the first and second lightly doped impurity regions, respectively;
inverted sidewalls on the first and second lightly doped impurity regions each having a round in a side of the recessed channel region; and,
a gate electrode both on the inverted sidewalls and the recessed channel region.
2. A semiconductor device as claimed in claim 1 , wherein the recessed channel region a semispherical form having a deepest central portion, and shallowest both sides adjacent to the first and second lightly doped impurity regions.
3. A semiconductor device as claimed in claim 1 , wherein the inverted sidewalls have vertical forms in outer sides of the recessed channel region.
4. A semiconductor device as claimed in claim 1 , wherein the gate electrode has a uniform thickness and a lowest central portion identical to a form of the recessed channel region.
5. A semiconductor device comprising:
device isolating layers in device isolating regions of a semiconductor substrate;
a recessed channel region recessed to a depth in a semispherical form in an active region defined by the device isolating layers;
a gate oxide film formed on the recessed channel region;
lightly doped impurity regions adjacent to, and on both sides of the recessed channel region respectively, and inverted sidewalls on the lightly doped impurity regions each having a round in a side ofthe recessed channel region and a vertical form in an outer side of the recessed channel region;
a gate electrode both on the inverted sidewalls and the recessed channel region;
highly doped impurity regions on both sides of the gate electrode aligned with the inverted sidewalls and adjacent to the LDD regions;
an interlayer insulating layer on an entire surface having contact holes of certain sizes to the highly doped impurity regions; and,
metal electrode layers in contact with the highly doped impurity regions through the contact holes in the interlayer insulating layer.
6. A semiconductor device as claimed in claim 5 , wherein the device isolating layer has an STI structure formed by etching the device isolating region of the semiconductor substrate to a depth to form trenches, and planarizing after stuffing the trenches with an insulating material.
7. A semiconductor device as claimed in claim 5 , wherein the gate electrode includes a bottom portion positioned below a surface of the substrate and a top portion recessed identical to, and as much as a recessed depth of the recessed channel region according to a form of the recessed channel region.
8. A semiconductor device as claimed in claim 5 , wherein a distance alone a surface of the channel region is greater than a horizontal distance between the LDD regions.
9. A method for fabricating a semiconductor device, comprising the steps of:
(1) forming an oxide film and a nitride film on a semiconductor substrate in succession and patterning selectively, and forming trenches using the patterned oxide film and the nitride film;
(2) stuffing an insulating material in the trenches, to form device isolating layers;
(3) removing a width of the nitride film on an active region defined by the device isolating layers, to form a channel defining trench;
(4) using the patterned nitride film as a mask in implanting impurities lightly, to form lightly doped impurity regions for forming LDDs;
(5) forming inverted sidewalls at sides of the channel defining trench, and oxidizing a bottom portion, to form the LDD regions;
(6) removing the oxide film on a bottom surface of the channel defining trench, to form a channel of semispherical recess with a depth;
(7) removing the nitride layer, forming a gate oxide film on a surface of a recessed channel region, and forming a gate electrode both on the inverted sidewalls and the gate oxide film; and,
(8) using the gate electrode inclusive of the inverted sidewalls as a mask in implanting impurities, heavily.
10. A method as claimed in claim 9 , wherein the nitride film has a thickness of 1400˜1600Å.
11. A method as claimed in claim 9 , wherein the formation of the inverted sidewalls in the step (5) includes the steps of;
forming, and etching back an HLD layer on an entire surface having the lightly doped impurity regions for forming the LDDs formed therein.
12. A method as claimed in claim 11 , wherein the inverted sidewalls have a height fixed by a thickness of the nitride film.
13. A method as claimed in claim 9 , wherein the step (6) is carried out by wet etching.
14. A method as claimed in claim 9 , wherein the formation of a gate electrode in the step (7) includes the steps of:
forming a polysilicon layer on an entire surface having the inverted sidewalls and the gate oxide film formed thereon, and
selectively patterning the polysilicon layer by photolithography,
thereby forming the gate electrode having a bottom portion positioned below a surface of the substrate and a top portion recessed identical to, and as much as a recessed depth of the recessed channel region according to a form of the recessed channel region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/260,573 US20030025153A1 (en) | 1999-12-30 | 2002-10-01 | Semiconductor device and method for fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR65533/1999 | 1999-12-30 | ||
KR1019990065533A KR100344831B1 (en) | 1999-12-30 | 1999-12-30 | Method for fabricating Semiconductor device |
US09/708,441 US6486035B1 (en) | 1999-12-30 | 2000-11-09 | Semiconductor device and method for fabricating the same |
US10/260,573 US20030025153A1 (en) | 1999-12-30 | 2002-10-01 | Semiconductor device and method for fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/708,441 Division US6486035B1 (en) | 1999-12-30 | 2000-11-09 | Semiconductor device and method for fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030025153A1 true US20030025153A1 (en) | 2003-02-06 |
Family
ID=19632723
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/708,441 Expired - Lifetime US6486035B1 (en) | 1999-12-30 | 2000-11-09 | Semiconductor device and method for fabricating the same |
US10/260,573 Abandoned US20030025153A1 (en) | 1999-12-30 | 2002-10-01 | Semiconductor device and method for fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/708,441 Expired - Lifetime US6486035B1 (en) | 1999-12-30 | 2000-11-09 | Semiconductor device and method for fabricating the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US6486035B1 (en) |
KR (1) | KR100344831B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050085089A1 (en) * | 2003-10-01 | 2005-04-21 | Kang Jung H. | Etching apparatus, semiconductor devices and methods of fabricating semiconductor devices |
US20070102758A1 (en) * | 2005-10-21 | 2007-05-10 | Tae Hong Lim | Semiconductor device and method for manufacturing the same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100753121B1 (en) * | 2001-06-30 | 2007-08-30 | 주식회사 하이닉스반도체 | Method of fabricating transistor using trench gate |
KR100567074B1 (en) * | 2004-12-29 | 2006-04-04 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device |
KR102084948B1 (en) | 2019-09-03 | 2020-04-24 | 방성근 | A super-water-repellent solution for fibers having a capability of preventing fine dust from being adsorbed and absorbed on a fabric, and a method for manufacturing an super-water-repellent fabric using the same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5434093A (en) * | 1994-08-10 | 1995-07-18 | Intel Corporation | Inverted spacer transistor |
US5747356A (en) * | 1995-12-06 | 1998-05-05 | Korea Information & Communication Co., Ltd. | Method for manufacturing ISRC MOSFET |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03296272A (en) * | 1990-04-13 | 1991-12-26 | Sony Corp | Manufacture of semiconductor device |
JPH0685252A (en) * | 1992-08-31 | 1994-03-25 | Toshiba Corp | Mos type semiconductor device and manufacture thereof |
KR19990060857A (en) * | 1997-12-31 | 1999-07-26 | 김영환 | Transistor Formation Method of Semiconductor Device |
US6406987B1 (en) * | 1998-09-08 | 2002-06-18 | Taiwan Semiconductor Manufacturing Company | Method for making borderless contacts to active device regions and overlaying shallow trench isolation regions |
US6235593B1 (en) * | 1999-02-18 | 2001-05-22 | Taiwan Semiconductor Manufacturing Company | Self aligned contact using spacers on the ILD layer sidewalls |
US6337262B1 (en) * | 2000-03-06 | 2002-01-08 | Chartered Semiconductor Manufacturing Ltd. | Self aligned T-top gate process integration |
US6461928B2 (en) * | 2000-05-23 | 2002-10-08 | Texas Instruments Incorporated | Methodology for high-performance, high reliability input/output devices and analog-compatible input/output and core devices using core device implants |
US6432781B2 (en) * | 2000-06-19 | 2002-08-13 | Texas Instruments Incorporated | Inverted MOSFET process |
US6403432B1 (en) * | 2000-08-15 | 2002-06-11 | Taiwan Semiconductor Manufacturing Company | Hardmask for a salicide gate process with trench isolation |
US6391731B1 (en) * | 2001-02-15 | 2002-05-21 | Chartered Semiconductor Manufacturing Ltd. | Activating source and drain junctions and extensions using a single laser anneal |
-
1999
- 1999-12-30 KR KR1019990065533A patent/KR100344831B1/en active IP Right Grant
-
2000
- 2000-11-09 US US09/708,441 patent/US6486035B1/en not_active Expired - Lifetime
-
2002
- 2002-10-01 US US10/260,573 patent/US20030025153A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5434093A (en) * | 1994-08-10 | 1995-07-18 | Intel Corporation | Inverted spacer transistor |
US5747356A (en) * | 1995-12-06 | 1998-05-05 | Korea Information & Communication Co., Ltd. | Method for manufacturing ISRC MOSFET |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050085089A1 (en) * | 2003-10-01 | 2005-04-21 | Kang Jung H. | Etching apparatus, semiconductor devices and methods of fabricating semiconductor devices |
US20070102758A1 (en) * | 2005-10-21 | 2007-05-10 | Tae Hong Lim | Semiconductor device and method for manufacturing the same |
US7642159B2 (en) * | 2005-10-21 | 2010-01-05 | Dongbu Hitek Co., Ltd. | Semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
KR20010065617A (en) | 2001-07-11 |
US6486035B1 (en) | 2002-11-26 |
KR100344831B1 (en) | 2002-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6476444B1 (en) | Semiconductor device and method for fabricating the same | |
KR100521369B1 (en) | High speed and low power consumption semiconductor device and method for fabricating the same | |
KR100515061B1 (en) | Semiconductor devices having a fin field effect transistor and methods for forming the same | |
KR101471858B1 (en) | Semiconductor device having bar type active pattern and method of manufacturing the same | |
KR100642650B1 (en) | Semiconductor devices having lateral extended active and method of fabricating the same | |
US7935600B2 (en) | Method of manufacturing multi-channel transistor device and multi-channel transistor device manufactured using the method | |
US7972914B2 (en) | Semiconductor device with FinFET and method of fabricating the same | |
JP2005252268A (en) | Manufacturing method of semiconductor device having burried oxide film, and semiconductor device having the burried oxide film | |
US7683437B2 (en) | Semiconductor device having fin field effect transistor and manufacturing method thereof | |
US7547600B2 (en) | Five channel fin transistor and method for fabricating the same | |
JP4552908B2 (en) | Manufacturing method of semiconductor device | |
US8378395B2 (en) | Methods of fabricating field effect transistors having protruded active regions | |
US6159808A (en) | Method of forming self-aligned DRAM cell | |
KR100739656B1 (en) | Method for manufacturing a semiconductor device | |
US7667266B2 (en) | Semiconductor device including active pattern with channel recess, and method of fabricating the same | |
US6737688B2 (en) | Method for manufacturing semiconductor device | |
US6184071B1 (en) | Semiconductor device and method for fabricating the same | |
US6486035B1 (en) | Semiconductor device and method for fabricating the same | |
US6380088B1 (en) | Method to form a recessed source drain on a trench side wall with a replacement gate technique | |
US20030075730A1 (en) | Method of manufacturing MOSEFT and structure thereof | |
US20090140332A1 (en) | Semiconductor device and method of fabricating the same | |
KR100558007B1 (en) | transistor and method of fabricating the same | |
JP2002083957A (en) | Semiconductor device and its manufacturing method | |
KR20060079324A (en) | Method for fabricating semiconductor device | |
KR920003557A (en) | Semiconductor device and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |