US20040015256A1 - Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings - Google Patents

Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings Download PDF

Info

Publication number
US20040015256A1
US20040015256A1 US10/199,789 US19978902A US2004015256A1 US 20040015256 A1 US20040015256 A1 US 20040015256A1 US 19978902 A US19978902 A US 19978902A US 2004015256 A1 US2004015256 A1 US 2004015256A1
Authority
US
United States
Prior art keywords
current lot
tool
data
field size
historical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/199,789
Other versions
US6735492B2 (en
Inventor
Edward Conrad
John Smyth
Charles Whiting
David Ziemer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Google LLC
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US10/199,789 priority Critical patent/US6735492B2/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CONRAD, EDWARD W., ZIEMER, DAVID A., SMYTH, JOHN S., WHITING, CHARLES A.
Publication of US20040015256A1 publication Critical patent/US20040015256A1/en
Application granted granted Critical
Publication of US6735492B2 publication Critical patent/US6735492B2/en
Assigned to GOOGLE INC. reassignment GOOGLE INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GOOGLE LLC reassignment GOOGLE LLC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: GOOGLE INC.
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/70616Monitoring the printed patterns
    • G03F7/70633Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B13/00Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion
    • G05B13/02Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric
    • G05B13/0205Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric not using a model or a simulator of the controlled system
    • G05B13/026Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric not using a model or a simulator of the controlled system using a predictor

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Health & Medical Sciences (AREA)
  • Artificial Intelligence (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Evolutionary Computation (AREA)
  • Medical Informatics (AREA)
  • Software Systems (AREA)
  • Automation & Control Theory (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

A system and method of monitoring and predicting tool overlay settings comprise generating current lot information, generating historical data, categorizing (binning) the historical data into discrete exposure field size ranges, and predicting current lot tool overlay settings based on the current lot information and historical data. The method monitors the overlay errors during each lot pass through each lithographic process operation. Moreover, the method uses a feedback sorting criteria to monitor the tool overlay settings. Furthermore, the current lot information comprises lithographic field dimensions, wherein the lithographic field optics distortion data is derived from the current lithographic process tool. Additionally, the historical data comprises same-bin lithographic field size dimensions of previous lots, which statistically means the data is derived from the same (or similar) bin of like lots, on the current lithographic process tool.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention generally relates to integrated circuit manufacturing processes and, more particularly to the relative overlay (placement) error inherent in lithographic processes used to align successive lithographic layers on a semiconductor wafer during semiconductor manufacturing. [0002]
  • 2. Description of the Related Art [0003]
  • In the practice of semiconductor manufacturing, lithography is used to replicate designed device structures on a target semiconductor wafer, which is typically 125-300 mm in diameter. To achieve this, each device design is decomposed into a series of process steps, each defined by structures of a lithographic pattern or “level”. Current state-of-the-art semiconductor devices require 20-40 of these lithographic levels to achieve desired functionality. Pattern transfer is achieved by first transferring a magnified version of the level to a photomask, wherein the device design is represented by optically opaque regions on an optically transparent substrate. Today's state-of-the-art photomask consists typically of chromium/chromium oxide opaque regions supported by a quartz substrate. Light of an appropriate wavelength, typically 193 nm-365 nm, is projected through the photomask, through reducing optics, and focused onto the target wafer, which is coated with a photosensitive polymer (photoresist). Photoresist that is exposed to the light is altered with respect to its solubility characteristics, permitting a developer to selectively remove soluble photoresist and leave the desired device pattern on the wafer. [0004]
  • The devices (“chips”) to be created on the wafer vary in size typically from 2 to 25 mm, and are usually arranged at a uniform periodicity across the wafer to substantially cover its surface. Because today's state-of-the-art lithography equipment uses reducing optics, and optical elements printing larger than about 30 mm square area are impractical, it is impossible to lithographically transfer (“print”) all structures simultaneously across the full wafer. Thus, each level requires multiple exposures to populate the wafer with device patterns completely. This is accomplished by grouping a number of devices per level into a repeating unit, or “field”, which is sequentially exposed on the wafer surface until all desired device patterns have been completed. Each field may contain between one to hundreds of chips, constrained primarily by how many chips of each size will fit inside the lithographic (optics) exposure field. [0005]
  • To achieve semiconductor device functionality, it is necessary that the placement of the images at the wafer plane of the current lithographic layer, relative to a prior layer, be within a certain tolerance. This relative placement can be referred to as the “overlay”. Overlay errors are typically algebraically decomposed into two groups, errors that can be corrected (minimized) by the exposure equipment (“correctable” or “systematic” errors), and errors that are not easily correctable (remaining, or “residual” errors). Overlay is optimized by adjusting tool settings corresponding to the systematic errors. For today's state-of-the-art exposure systems, correctable errors typically include zeroth order terms (X and Y translation), as well as first-order terms relating to both the exposure field and the wafer as a whole (Magnification, Rotation, and X/Y axis non-orthogonality). [0006]
  • For lithographic levels which require minimum overlay to a prior level, the initial step in the process requires aligning the photomask from the current level to the prior level images on the wafer, exposing the wafer with a plurality of lithographic fields, recording tool overlay settings used for this exposure, and developing the exposed images. To determine the overlay error, specific structures from both the prior level and current level are measured. From these structures, the overlay error between the current and a prior level can be calculated. If the error is larger than the tolerance required for functionality, the photoresist images are removed (“reworked”), and improved estimates for tool settings (“corrections”) are determined from the original tool overlay settings and the measured errors. This feedback method is repeated until overlay is found to be within tolerances. [0007]
  • Because reworking wafers is costly, it is desirable to avoid multiple iterations/reworks at each lithographic level. A method which predicts tool overlay settings which will produce overlay errors within the acceptable tolerance during each level's first iteration is thus highly desired. [0008]
  • Silicon wafers are typically processed through the fabricator in physically distinct and uniquely identified groups, and are referred to as “batches” or “lots”. “Lot” will be used subsequently with this meaning in mind. [0009]
  • Other conventional methods and devices teach aspects of overlay monitoring, such as U.S. Patent Application Publication No. US2001/0016293 (teaches use of current lot data and two sensing systems to detect a first mark and a street line to which subsequent wafers are compared); U.S. Pat. No. 5,894,350 (teaches a two pass method for correcting offset errors comprising shooting a second alignment mark on a resist covered wafer, using light that will not expose the resist, while optically measuring the overlay offset which is fed back for tool correction); U.S. Pat. No. 5,877,861 (teaches an overlay control system in which interlevel and intralevel data is collected and used to generate offsets fed back to the steppers); U.S. Pat. No. 6,269,322 (teaches an overlay process generated using two printed reticle alignment marks and a third virtual alignment mark midway between the two printed marks); U.S. Pat. No. 6,128,070 (teaches monitoring overlay using a plurality of alignment marks on the initial layer of the wafer, and then using a triangle geometric equation for offset errors of subsequent layer's overlaying alignment marks); U.S. Pat. No. 6,079,256 (teaches a method of measuring registration accuracy using a periodic grating made from a composite of two successive layers of photolithography); U.S. Pat. No. 5,757,507 (teaches monitoring overlay error on product wafers using a test pattern and optical measuring tools); U.S. Pat. No. 4,703,434 (teaches a method of measuring overlay error using optical tools and grating patterns); IBM Technical Disclosure Bulletin Vol. 29, No. 10, March 1987, pp. 4286-87 (teaches alignment marks in each exposure field that are used and a previously calculated theta correction that is applied; and a calculated motion to a best overlay position of a first exposure field that is used to position the wafer and expose the first field); the complete disclosures of which are herein incorporated by reference. [0010]
  • SUMMARY OF THE INVENTION
  • In view of the foregoing and other problems, disadvantages, and drawbacks of the conventional overlay monitoring systems and methods, the present invention has been devised, and it is an object of the present invention to provide a feedback method which utilizes lithographic exposure field dimensions to predict tool overlay settings. It is another object of the present invention to retrieve the systematic overlay errors for each lot passing through each lithographic process operation. Still, another object of the present invention is to use a feedback sorting criteria to monitor historical tool overlay settings. Yet another object of the present invention is to base the prediction of tool overlay settings on information more specific to the current lot. It is still another object of the present invention to implement a tool overlay setting prediction system in conjunction with any lithographic process tool type. Still another object of the present invention is to reduce cycle time and processing costs associated with integrated circuit chip manufacturing. [0011]
  • In order to attain the objects suggested above, there is provided, according to one aspect of the invention, a system and method of predicting tool overlay settings comprising generating current lot information, generating historical data of previous passes of lots, categorizing (binning) the historical data into discrete lithographic field size ranges, gathering current process tool lithographic field distortion data, and predicting current lot tool overlay settings based on the current lot information and related historical data. [0012]
  • The method monitors the overlay errors for each lot passing through the lithographic process operation. Moreover, the method uses a feedback sorting criteria to monitor the tool overlay settings. Furthermore, current lot information comprises lithographic field dimensions, from which the lithographic field optics distortion data is generated for the current lithographic process tool. Additionally, the historical data comprises the same-bin lithographic field size dimensions of previous lots, which statistically means the data is derived from the same (or similar) bin of like lots, on the current lithographic tool. [0013]
  • There are several benefits of the present invention. First, the present invention provides a system for using a feedback method utilizing lithographic exposure field dimensions to predict tool overlay settings for a lithographic process operation. Additionally, the present invention adds another criteria by which the tool overlay settings of historic lots can be sorted. Moreover, the present invention utilizes historical “like” (same-bin) “lots” process tool settings to predict current lot tool settings. As well, the present invention utilizes current process tool lithographic field lens distortion data to predict current lot process tool settings. Also, the present invention utilizes historical lithographic exposure field dimensions and associated process tool overlay settings to mathematically predict current lot lithographic process tool settings. A further benefit of the present invention is that it implements a process tool overlay setting prediction method applicable to any lithographic tool utilizing an imaging projection lens. Finally, the present invention reduces cycle time and processing costs associated with integrated circuit chip manufacturing. [0014]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which: [0015]
  • FIG. 1 is a flow diagram illustrating a preferred method of the invention; [0016]
  • FIG. 2 is a system diagram according to the present invention; [0017]
  • FIG. 3 is a system diagram according to the present invention; [0018]
  • FIG. 4 is a first level field offset correlation graph; [0019]
  • FIG. 5 is a modeled prediction graph of a first level field offset; [0020]
  • FIG. 6 is a gate level field magnification correlation graph; [0021]
  • FIG. 7 is a gate level field translation correlation graph; and [0022]
  • FIG. 8 is a gate level field translation correlation graph.[0023]
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION
  • As mentioned, there remains a need for a new feedback sorting criteria to substantially increase the likelihood of achieving overlay specifications for the first pass through the lithographic tool at each lithographic process operation. According to the present invention, additional sorting criteria is used in the overlay monitoring process, specifically lithographic exposure field size, in order to increase the likelihood of meeting overlay specifications on the first pass through the lithographic process tool, especially for first time use reticles, as well as Manufacturing WIP (Work-In-Progress) Profiles comprising many unique parts, each at low volumes. Referring now to the drawings, and more particularly to FIGS. 1 through 8, there are shown preferred embodiments of the method and structures according to the present invention. [0024]
  • The present invention includes a method for predicting process tool overlay settings based on the lithographic field size of the current lot. A method of generating tool overlay settings on a first pass through each lithographic operation is illustrated in a flow diagram shown in FIG. 1. The method comprises generating [0025] 200 current lot information, generating 210 historical data, categorizing (binning) 220 the historical data into discrete exposure field size ranges, and predicting 230 current lot process tool settings based on the current lot information and historical data.
  • The method monitors the tool overlay settings for each lot passing through each lithographic process operation. Moreover, the method uses a feedback sorting criteria to filter the process tool overlay settings. Furthermore, the current lot information comprises current lot lithographic field size dimensions, wherein the current lot lithographic lens distortion information is derived from the current lot lithographic process tool. Additionally, the historical data comprises a “same-bin” lithographic field size of previous lots processed on the current lithographic process tool, which statistically means the data is derived from the same (or similar) bin of previous lots. [0026]
  • A system [0027] 300 of monitoring tool overlay settings is illustrated in FIG. 2. The system 300 comprises a first data generator 310 comprising current lot information, a second data generator 320 comprising historical data (connected to the first data generator 310), a sorter 330 connected to the second data generator 320 for categorizing the historical data into discrete lithographic exposure field size ranges, and an analyzer 340 connected to the sorter 330 and first data generator 310 for predicting current lot process tool overlay settings based on the current lot information and historical data. Moreover, the system 300 includes a monitor 340 for monitoring the tool overlay settings for all lots passing through each lithographic photo process operation. Additionally, the system 300 comprises a feedback sorting mechanism 350 connected to the monitor 340 for generating the tool overlay settings.
  • A representative hardware environment for practicing the present invention is depicted in FIG. 3 which illustrates a typical hardware configuration of an information handling/computer system in accordance with the present invention, having at least one processor or central processing unit (CPU) [0028] 10. The CPUs 10 are interconnected via system bus 12 to random access memory (RAM) 14, read-only memory (ROM) 16, an input/output (I/O) adapter 18 for connecting peripheral devices, such as disk units 11 and tape drives 13, to the bus 12, 9 user interface adapter 19 for connecting keyboard 15, mouse 17, speaker 103, microphone 104, and/or other user interface devices such as a touch screen device (not shown) to the bus 12, a communication adapter 105 for connecting the information handling system to a data processing network, and a display adapter 101 for connecting the bus 12 to a display device 102. A program storage device readable by the disk or tape units is used to load the instructions, which operate the invention, which is loaded onto the computer system.
  • Specifically, the method comprises utilizing up-to-date lithographic exposure field lens distortions data of each additional lithographic process tool in order to predict current lot tool overlay settings. A third and fourth order curve is generated to fit historical data for each performance parameter of a given tool, and the invention uses theses curves (equations) to predict offsets for each lot's lithographic field size information. In addition, the historical data for each tool is categorized (binned) into discrete lithographic field size ranges, wherein (in one embodiment) a prediction is made of the current lot tool overlay settings based only on the same-bin historical data. [0029]
  • In addition, the tool overlay setting prediction can be based on information more specific to the current lot, (rather than the mean of a much wider historical tool overlay setting distribution), such as either historical “similar lithographic field size” lots' data, or a lithographic field lens distortion character at the overlay measurement structure locations. Thus, the sorting refinement according to the present invention increases the likelihood of generating tool overlay settings that will permit the current lot to meet overlay requirements on the first pass through each lithographic process operation. Additionally, as overlay tolerances continue to shrink with each successive technology, the importance and value of the present more-specific feedback sorting option increases. [0030]
  • As level-to-level overlay tolerances become smaller, any inaccuracies, (or slop), in existing lithographic tool overlay setting prediction techniques become more pronounced, in that a higher proportion of lots fail to meet minimum overlay requirements on each first pass through the lithographic process step (because the first “estimate” was not close enough). The current invention takes each ‘tool’s existing data categorized into discrete exposure classes and uses it to generate tool overlay settings that are more likely to meet the overlay requirements, i.e., predicted tool settings that approach “ideal/perfect” tool settings sufficiently to meet the overlay requirements. [0031]
  • The present invention is applicable to all lithographic tools utilizing a lens that is subject to aberrations affecting image placement, including, but not limited to, lithographic illumination systems utilizing MUV (Mid UltraViolet) exposure wavelengths, DUV (Deep UltraViolet) exposure wavelengths, and 157 nm exposure wavelengths and beyond. [0032]
  • FIG. 4 illustrates a first level field offset correlation graph, wherein the systematic components of the overlay errors, according to the present invention, are illustrated. Here, data from a “First Level” lithographic processing shows a strong negative correlation between Field Y Magnification and field height, as indicated by the curve represented by the equation: [0033]
  • y=−0.5855x+13.147 (with a strong coefficient of determination of 0.9287).
  • The data shows a relatively weak negative correlation between the Field Skew and field height, as indicated by the curve represented by the equation: [0034]
  • y=−0.078x+2.9425 (with a weak coefficient of determination of 0.2875).
  • The data also shows a very weak positive correlation between the Field X Magnification and field height, as indicated by the curve represented by the equation: [0035]
  • y=0.0223x−0.1723 (with a very weak coefficient of determination of 0.0578).
  • Finally, the data shows a relatively weak positive correlation between the Field Rotation and field height, as indicated by the curve represented by the equation: [0036]
  • y=0.1194x−3.5313 (with a relatively weak coefficient of determination of 0.5219).
  • This data indicates that both overlay errors and the associated lithographic field sizes of “historical lots” are monitored and available with the invention. The data is used to determine the mathematical relationship, which in turn is used to predict the specific tool overlay setting, (in this case YMmag), for the “current” lot. The data also indicates that the Field Size/Tool Overlay Setting correlation may vary depending on the particular Tool Setting, and the character of the specific process tool's lithographic lens distortion data. [0037]
  • Historical tool settings and the associated lithographic field sizes can be combined to improve the accuracy of “current lot” tool overlay settings. The history of a given tool can also be used to increase the accuracy of the first lithographic process step (“first level”) in microchip fabrication. In this case, overlay is not relative to a prior level, but rather image placement is relative to an established baseline reference for a given tool and associated field size. [0038]
  • FIG. 5 illustrates a modeled first level field offset prediction graph, wherein the data from distortion mapping agrees with measured field offsets. This data illustrates a second means of predicting the “current lot” tool overlay settings. Using only the current lithographic lens distortion data of the current lithographic process tool, and current lot's exposure field size, the current lot's tool overlay settings can be more accurately predicted. Note that this is independent of using the historical lot's lithographic field size and associated tool overlay settings data. [0039]
  • Next, FIGS. 6 through 8 illustrate gate level field magnification correlation graphs, wherein the data from the gate level aligned data shows a similar dependence of field systematics on field height, as well as X and Y translation. [0040]
  • The correlation between lithographic field size and tool overlay settings exist not only for the first level lithographic process, but also for “level aligning to previous level” lithographic processes. Hence, is the invention applicable to each and every lithographic process step of microchip fabrication. [0041]
  • There are several benefits of the present invention. First, the present invention provides a system for running a feedback method utilizing lithographic exposure field dimensions to predict tool overlay settings. Additionally, the present invention more accurately predicts the tool overlay settings for the first pass through a lithographic photo operation, thereby reducing the likelihood of multiple passes through the lithographic photo operation and incurring wafer rework. Moreover, the present invention uses a feedback sorting criteria to sort historical tool overlay settings. Also, the present invention bases the tool overlay setting prediction on information more specific to the current lot (e.g., discrete exposure field sizes). A further benefit of the present invention is that it implements tool overlay setting prediction system applicable to a lithographic process tool utilizing a projection lens. Furthermore, the present invention reduces cycle time and processing costs associated with integrated circuit chip manufacturing. [0042]
  • While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims. [0043]

Claims (32)

What is claimed is:
1. A method of generating tool overlay settings, said method comprising:
generating current lot information;
maintaining historical tool data;
categorizing said historical tool data into discrete exposure field size ranges;
retrieving current process tool lithographic field lens distortion data from said historical tool data; and
predicting current lot tool overlay settings based on said current lot information and said current process tool lithographic field lens distortion data.
2. The method of claim 1, wherein said historical tool data is unique for each tool.
3. The method in claim 1, further comprising maintaining current lot distortion data of previous exposures of said current lot, wherein said predicting is also based on said current lot distortion data.
4. The method in claim 1, wherein said historical tool data comprises field lens distortion data.
5. The method of claim 1, wherein said current lot information comprises field size dimensions.
6. The method of claim 1, wherein said predicting process uses lens distortion data from one of said categories corresponding to a field size dimension of said current lot.
7. The method in claim 1, wherein said discrete exposure field size ranges comprise previous lots of a same bin field size.
8. A method of generating photolightgraphic tool overlay settings comprising:
maintaining historical tool data;
categorizing said historical tool data into categories, wherein each category represents a discrete exposure field size;
providing current lot information of a current lot; and
predicting overlay settings for said current lot based on said historical tool data and said current lot information.
9. The method in claim 8, wherein said historical tool data is unique for each tool.
10. The method in claim 8, further comprising maintaining current lot distortion data of previous exposures of said current lot, wherein said predicting is also based on said current lot distortion data.
11. The method in claim 8, wherein said historical tool data comprises field lens distortion data.
12. The method of claim 8, wherein said current lot information comprises field size dimensions.
13. The method of claim 8, wherein said predicting process uses lens distortion data from one of said categories corresponding to a field size dimension of said current lot.
14. The method in claim 8, wherein said discrete exposure field size ranges comprise previous lots of a same bin field size.
15. A method of generating photolightgraphic tool overlay settings comprising:
maintaining historical lens distortion data associated with a specific tool;
categorizing said historical lens distortion data into categories, wherein each category represents a discrete exposure field size;
providing current lot field size dimensions of a current lot; and
predicting overlay settings for said current lot based on said historical lens distortion data and said current lot field size dimensions.
16. The method in claim 15, further comprising maintaining current lot distortion data of previous exposures of said current lot, wherein said predicting is also based on said current lot distortion data.
17. The method of claim 15, wherein said predicting process uses lens distortion data from one of said categories corresponding to a field size dimension of said current lot.
18. The method in claim 15, wherein said discrete exposure field size ranges comprise previous lots of a same bin field size.
19. A system adapted to generate photolightgraphic tool overlay settings comprising:
a first data generator adapted to maintain historical tool data;
a sorter adapted to categorize said historical tool data into categories, wherein each category represents a discrete exposure field size;
a second data generator adapted to provide current lot information of a current lot; and
an analyzer adapted to predict overlay settings for said current lot based on said historical tool data and said current lot information.
20. The system in claim 19, wherein said historical tool data is unique for each tool.
21. The system in claim 19, further comprising a feedback sorter adapted to maintain current lot distortion data of previous exposures of said current lot, wherein said analyzer also uses said current lot distortion data to predict said overlay settings.
22. The system in claim 19, wherein said historical tool data comprises field lens distortion data.
23. The system of claim 19, wherein said current lot information comprises field size dimensions.
24. The system of claim 19, wherein said analyzer uses lens distortion data from one of said categories corresponding to a field size dimension of said current lot to predict said overlay settings.
25. The system in claim 19, wherein said discrete exposure field size ranges comprise previous lots of a same bin field size.
26. A program storage device readable by machine tangibly embodying a program of instructions executable by said machine, to perform a method of generating photolightgraphic tool overlay settings, said method comprising:
maintaining historical tool data;
categorizing said historical tool data into categories, wherein each category represents a discrete exposure field size;
providing current lot information of a current lot; and
predicting overlay settings for said current lot based on said historical tool data and said current lot information.
27. The program storage device in claim 26, wherein said historical tool data is unique for each tool.
28. The program storage device in claim 26, wherein said method further comprises maintaining current lot distortion data of previous exposures of said current lot, wherein said predicting is also based on said current lot distortion data.
29. The program storage device in claim 26, wherein said historical tool data comprises field lens distortion data.
30. The program storage device of claim 26, wherein said current lot information comprises field size dimensions.
31. The program storage device of claim 26, wherein said predicting process uses lens distortion data from one of said categories corresponding to a field size dimension of said current lot.
32. The program storage device in claim 26, wherein said discrete exposure field size ranges comprise previous lots of a same bin field size.
US10/199,789 2002-07-19 2002-07-19 Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings Expired - Lifetime US6735492B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/199,789 US6735492B2 (en) 2002-07-19 2002-07-19 Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/199,789 US6735492B2 (en) 2002-07-19 2002-07-19 Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings

Publications (2)

Publication Number Publication Date
US20040015256A1 true US20040015256A1 (en) 2004-01-22
US6735492B2 US6735492B2 (en) 2004-05-11

Family

ID=30443408

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/199,789 Expired - Lifetime US6735492B2 (en) 2002-07-19 2002-07-19 Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings

Country Status (1)

Country Link
US (1) US6735492B2 (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040049762A1 (en) * 2002-09-09 2004-03-11 Macronix International Co., Ltd. Method for monitoring matched machine overlay
US20050095515A1 (en) * 2003-08-29 2005-05-05 Inficon Lt, Inc. Methods and systems for processing overlay data
US20070117230A1 (en) * 2004-05-06 2007-05-24 Taiwan Semiconductor Manufacturing Company, Ltd. Computer readable storage medium for work-in-process schedules
US7409656B1 (en) 2005-09-12 2008-08-05 Cadence Design Systems, Inc. Method and system for parallelizing computing operations
US7657856B1 (en) 2006-09-12 2010-02-02 Cadence Design Systems, Inc. Method and system for parallel processing of IC design layouts
US20100201965A1 (en) * 2009-02-10 2010-08-12 Shin-Rung Lu Method and System for Improved Overlay Correction
US7904852B1 (en) * 2005-09-12 2011-03-08 Cadence Design Systems, Inc. Method and system for implementing parallel processing of electronic design automation tools
US7913206B1 (en) 2004-09-16 2011-03-22 Cadence Design Systems, Inc. Method and mechanism for performing partitioning of DRC operations
US20120008127A1 (en) * 2010-07-09 2012-01-12 Asml Netherlands B.V. Method Of Calibrating A Lithographic Apparatus, Device Manufacturing Method and Associated Data Processing Apparatus and Computer Program Product
US8448096B1 (en) 2006-06-30 2013-05-21 Cadence Design Systems, Inc. Method and system for parallel processing of IC design layouts
CN103293878A (en) * 2013-05-31 2013-09-11 上海华力微电子有限公司 Lithography machine capacity monitoring system
US10816908B2 (en) * 2019-02-05 2020-10-27 Toshiba Memory Corporation Light-exposure method and light-exposure apparatus

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7069101B1 (en) * 1999-07-29 2006-06-27 Applied Materials, Inc. Computer integrated manufacturing techniques
US7188142B2 (en) 2000-11-30 2007-03-06 Applied Materials, Inc. Dynamic subject information generation in message services of distributed object systems in a semiconductor assembly line facility
US7160739B2 (en) 2001-06-19 2007-01-09 Applied Materials, Inc. Feedback control of a chemical mechanical polishing device providing manipulation of removal rate profiles
US7047099B2 (en) * 2001-06-19 2006-05-16 Applied Materials Inc. Integrating tool, module, and fab level control
US20020192966A1 (en) * 2001-06-19 2002-12-19 Shanmugasundram Arulkumar P. In situ sensor based control of semiconductor processing procedure
US7698012B2 (en) 2001-06-19 2010-04-13 Applied Materials, Inc. Dynamic metrology schemes and sampling schemes for advanced process control in semiconductor processing
US7101799B2 (en) * 2001-06-19 2006-09-05 Applied Materials, Inc. Feedforward and feedback control for conditioning of chemical mechanical polishing pad
US6910947B2 (en) * 2001-06-19 2005-06-28 Applied Materials, Inc. Control of chemical mechanical polishing pad conditioner directional velocity to improve pad life
US6950716B2 (en) * 2001-08-13 2005-09-27 Applied Materials, Inc. Dynamic control of wafer processing paths in semiconductor manufacturing processes
US6984198B2 (en) * 2001-08-14 2006-01-10 Applied Materials, Inc. Experiment management system, method and medium
US20030037090A1 (en) * 2001-08-14 2003-02-20 Koh Horne L. Tool services layer for providing tool service functions in conjunction with tool functions
US7174281B2 (en) * 2002-05-01 2007-02-06 Lsi Logic Corporation Method for analyzing manufacturing data
US7668702B2 (en) * 2002-07-19 2010-02-23 Applied Materials, Inc. Method, system and medium for controlling manufacturing process using adaptive models based on empirical data
AU2003254283A1 (en) * 2002-08-01 2004-02-23 Applied Materials, Inc. Method, system, and medium for handling misrepresentative metrology data within an advanced process control system
US20040063224A1 (en) * 2002-09-18 2004-04-01 Applied Materials, Inc. Feedback control of a chemical mechanical polishing process for multi-layered films
WO2004046835A2 (en) 2002-11-15 2004-06-03 Applied Materials, Inc. Method, system and medium for controlling manufacture process having multivariate input parameters
US6823231B1 (en) * 2002-11-25 2004-11-23 Advanced Micro Devices, Inc. Tuning of a process control based upon layer dependencies
US7454387B2 (en) 2003-09-15 2008-11-18 Lsi Corporation Method of isolating sources of variance in parametric data
US7305634B2 (en) * 2004-11-23 2007-12-04 Lsi Corporation Method to selectively identify at risk die based on location within the reticle
US7419892B2 (en) * 2005-12-13 2008-09-02 Cree, Inc. Semiconductor devices including implanted regions and protective layers and methods of forming the same
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
US7873585B2 (en) * 2007-08-31 2011-01-18 Kla-Tencor Technologies Corporation Apparatus and methods for predicting a semiconductor parameter across an area of a wafer
US8112168B2 (en) * 2009-07-29 2012-02-07 Texas Instruments Incorporated Process and method for a decoupled multi-parameter run-to-run controller

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6304999B1 (en) * 2000-10-23 2001-10-16 Advanced Micro Devices, Inc. Method and apparatus for embedded process control framework in tool systems
US6645780B1 (en) * 2001-12-13 2003-11-11 Advanced Micro Devices, Inc. Method and apparatus for combining integrated and offline metrology for process control

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4703434A (en) 1984-04-24 1987-10-27 The Perkin-Elmer Corporation Apparatus for measuring overlay error
US6225012B1 (en) 1994-02-22 2001-05-01 Nikon Corporation Method for positioning substrate
US5757507A (en) 1995-11-20 1998-05-26 International Business Machines Corporation Method of measuring bias and edge overlay error for sub-0.5 micron ground rules
US6023338A (en) 1996-07-12 2000-02-08 Bareket; Noah Overlay alignment measurement of wafers
US5877861A (en) 1997-11-14 1999-03-02 International Business Machines Corporation Method for overlay control system
US5894350A (en) 1998-06-12 1999-04-13 Taiwan Semiconductor Manufacturing Company, Ltd Method of in line intra-field correction of overlay alignment
US6269322B1 (en) 1999-03-11 2001-07-31 Advanced Micro Devices, Inc. System and method for wafer alignment which mitigates effects of reticle rotation and magnification on overlay
TW419720B (en) 1999-03-26 2001-01-21 Mosel Vitelic Inc The method of monitoring the overlay accuracy of the stepper and the device using the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6304999B1 (en) * 2000-10-23 2001-10-16 Advanced Micro Devices, Inc. Method and apparatus for embedded process control framework in tool systems
US6645780B1 (en) * 2001-12-13 2003-11-11 Advanced Micro Devices, Inc. Method and apparatus for combining integrated and offline metrology for process control

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6957119B2 (en) * 2002-09-09 2005-10-18 Macronix International Co., Ltd. Method for monitoring matched machine overlay
US20040049762A1 (en) * 2002-09-09 2004-03-11 Macronix International Co., Ltd. Method for monitoring matched machine overlay
US20050095515A1 (en) * 2003-08-29 2005-05-05 Inficon Lt, Inc. Methods and systems for processing overlay data
US20070117230A1 (en) * 2004-05-06 2007-05-24 Taiwan Semiconductor Manufacturing Company, Ltd. Computer readable storage medium for work-in-process schedules
US7913206B1 (en) 2004-09-16 2011-03-22 Cadence Design Systems, Inc. Method and mechanism for performing partitioning of DRC operations
US7409656B1 (en) 2005-09-12 2008-08-05 Cadence Design Systems, Inc. Method and system for parallelizing computing operations
US7904852B1 (en) * 2005-09-12 2011-03-08 Cadence Design Systems, Inc. Method and system for implementing parallel processing of electronic design automation tools
US8448096B1 (en) 2006-06-30 2013-05-21 Cadence Design Systems, Inc. Method and system for parallel processing of IC design layouts
US7657856B1 (en) 2006-09-12 2010-02-02 Cadence Design Systems, Inc. Method and system for parallel processing of IC design layouts
US20100201965A1 (en) * 2009-02-10 2010-08-12 Shin-Rung Lu Method and System for Improved Overlay Correction
US8867018B2 (en) * 2009-02-10 2014-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method and system for improved overlay correction
US20120008127A1 (en) * 2010-07-09 2012-01-12 Asml Netherlands B.V. Method Of Calibrating A Lithographic Apparatus, Device Manufacturing Method and Associated Data Processing Apparatus and Computer Program Product
US9177219B2 (en) * 2010-07-09 2015-11-03 Asml Netherlands B.V. Method of calibrating a lithographic apparatus, device manufacturing method and associated data processing apparatus and computer program product
CN103293878A (en) * 2013-05-31 2013-09-11 上海华力微电子有限公司 Lithography machine capacity monitoring system
US10816908B2 (en) * 2019-02-05 2020-10-27 Toshiba Memory Corporation Light-exposure method and light-exposure apparatus

Also Published As

Publication number Publication date
US6735492B2 (en) 2004-05-11

Similar Documents

Publication Publication Date Title
US6735492B2 (en) Feedback method utilizing lithographic exposure field dimensions to predict process tool overlay settings
US20220027437A1 (en) Method and apparatus for inspection and metrology
US20230185990A1 (en) Method and apparatus for inspection and metrology
US7646906B2 (en) Computer-implemented methods for detecting defects in reticle design data
US6734971B2 (en) Method and apparatus for self-referenced wafer stage positional error mapping
US8102408B2 (en) Computer-implemented methods and systems for determining different process windows for a wafer printing process for different reticle designs
US7571420B2 (en) Dynamic sampling with efficient model for overlay
US8046722B2 (en) Method for correcting a mask pattern, system for correcting a mask pattern, program, method for manufacturing a photomask and method for manufacturing a semiconductor device
US6178360B1 (en) Methods and apparatus for determining optimum exposure threshold for a given photolithographic model
US9971478B2 (en) Method and apparatus for inspection and metrology
US7389491B2 (en) Methods, systems and computer program products for correcting photomask using aerial images and boundary regions
US20060074611A1 (en) Optimization of sample plan for overlay
US7856606B2 (en) Apparatus, method and program product for suppressing waviness of features to be printed using photolithographic systems
CN1596384A (en) Photolithographic critical dimension control using reticle measurements
US9052604B2 (en) Photolithography systems and associated alignment correction methods
US20070121093A1 (en) Method for measuring overlay error in exposure machine
US20050154484A1 (en) Photolithographic parameter feedback system and control method thereof
JP2003257838A (en) Method and system for exposure
US20080068668A1 (en) Method, program product and apparatus for translating geometrical design rules into boundary conditions in the imaging space so as to define test patterns for use in optical model calibration
US7671979B2 (en) Apparatus and process for determination of dynamic lens field curvature
CN100452057C (en) System and method for lithography simulation
US20020138810A1 (en) Optical proximity correction (OPC) using automated shape and edge pre-sorting
KR100521568B1 (en) Method for adjusting the overlay of two masking planes in a photolithographic process for the production of an integrated circuit
JP3414086B2 (en) Superposition accuracy management method and superposition accuracy measuring device used therefor
US11774863B2 (en) Induced displacements for improved overlay error metrology

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CONRAD, EDWARD W.;SMYTH, JOHN S.;WHITING, CHARLES A.;AND OTHERS;REEL/FRAME:013141/0584;SIGNING DATES FROM 20020716 TO 20020717

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: GOOGLE INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:026894/0001

Effective date: 20110817

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: GOOGLE LLC, CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:GOOGLE INC.;REEL/FRAME:044127/0735

Effective date: 20170929