US20040046253A1 - Method for controlling die attach fillet height to reduce die shear stress - Google Patents
Method for controlling die attach fillet height to reduce die shear stress Download PDFInfo
- Publication number
- US20040046253A1 US20040046253A1 US10/637,419 US63741903A US2004046253A1 US 20040046253 A1 US20040046253 A1 US 20040046253A1 US 63741903 A US63741903 A US 63741903A US 2004046253 A1 US2004046253 A1 US 2004046253A1
- Authority
- US
- United States
- Prior art keywords
- die
- die attach
- semiconductor chip
- approximately
- fillet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates to the assembly and packaging of semiconductor chips. More particularly, the present invention relates to assembly and packaging of wire-bonded dies in semiconductor chips. Even more particularly, the present invention relates to reducing shear stress in the dies of semiconductor chips.
- the basic objective is to provide the best adhesion between the chip and the package as is possible and to provide the best electrically and/or thermally conducting path or even the best insulating material therebetween, depending on the specific chip application.
- the die attachment should be strong to prevent delamination during subsequent processing steps or during use.
- the most widely used die attach materials include gold-filled (Au) and silver-filled (Ag) polyimides and epoxies for electrical and thermal conduction.
- silica-loaded polymers may be used as a die attach material.
- both insulator-filled and conductor-filled related art die attach materials tend to delaminate and crack due to their inherent internal stresses after curing. Further, most molding compounds tend to flex around the die during temperature cycling, also inducing cracking or propagating pre-existing cracks.
- Another related art approach has been to use a very low epoxy fillet height in the range of less than 33.33% (i.e., ⁇ 5 mils fillet height for a 15-mil thick die) for reducing any thermally-induced stress only at the die/encapsulant interface, wherein the encapsulant specifically comprises a glob-top material.
- a glob-top encapsulant is known to have inherent weaknesses at the die/glob-top interface, because it is dispensed from a dispenser under ambient conditions over and onto the die's upper surface. As such, the glob-top encapsulant tends to be riddled with voids, compromising adhesion, and therefore, contributing to delamination.
- the present invention solves these plastic packaging problems by controlling the die attach fillet height, thereby reducing shear stress in the die itself
- the molding compound such as is used with a BGA, may be applied by dispensing it through gate in a transfer mold (e.g., RTM: resin transfer molding). After filling the mold with the molding compound, heat and pressure may be applied for curing, densifying, and devoiding the molding compound.
- RTM resin transfer molding
- the present invention empirical data corresponds to various fillet heights that are proportional to various die thicknesses in a range of approximately 4 mils to 30 mils contained in a BGA package under experimental conditions, such as thermal cycling and thermal shock.
- the present invention experimental reliability data demonstrates that a nominal fillet height of approximately 50% of the die thickness induces the lowest shear stress in a thicker silicon die (e.g., in a range of approximately 8 mils to approximately 14 mils, preferably in a range of approximately 10 mils to approximately 14 mils). Also surprisingly, a thinner die having a thickness in a range of less than 8 mils, actually imparts adverse results in contravention to the semiconductor packaging industry's belief.
- a die attach pick-and-place machine such as an ESEC 2007TM may be used in the present invention. More specifically, the present invention provides a method and an apparatus controlling the die attach epoxy height, thereby controlling the die attach fillet height, and thereby reducing shear stress in the die itself.
- Advantages of the present invention include increasing wire-bond reliability and package reliability without the need for requalification of existing products.
- the present invention also has the advantage of compromising neither thermal performance nor electrical performance.
- the fillet height by regulating the amount of die attach material to be applied, less die attach material is consumed in the packaging process.
- the present invention method and apparatus prevent cracking and delamination in a semiconductor chip package, especially a ball grid array (BGA) package, during thermal cycling, thermal shock, and normal use, thereby resulting in a more robust package.
- BGA ball grid array
- FIG. 1 is a plan-view of a die attached to a semiconductor chip package in a die attachment area with a standard die attach fillet, in accordance with a preferred embodiment of the present invention.
- FIG. 2 is a cross-sectional view of the features as shown in FIG. 1, further showing a die attach material forming a standard die attach fillet having a height of approximately 50% of the die thickness, in accordance with a preferred embodiment of the present invention.
- FIG. 3 is a cross-sectional side view of the features as shown in FIG. 1, further showing a die attach material forming a standard die attach fillet having a height of approximately 50% of the die thickness, in accordance with a preferred embodiment of the present invention.
- FIG. 4 is an opposing cross-sectional side view of the features as shown in FIG. 1, further showing a die attach material forming a standard die attach fillet having a height of approximately 50% of the die thickness, in accordance with a preferred embodiment of the present invention.
- FIG. 5 is a plan-view of a die attached to a semiconductor chip package in a die attachment area with a high/even die attach fillet, in accordance with the related art.
- FIG. 6 is a cross-sectional view of the features as shown in FIG. 5, further showing a die attach material forming a high/even die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 7 is a cross-sectional side view of the features as shown in FIG. 5, further showing a die attach material forming a high/even die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 8 is an opposing cross-sectional side view of the features as shown in FIG. 5, further showing a die attach material forming a high/even die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 9 is a plan-view of a die attached to a semiconductor chip package in a die attachment area with a high/low die attach fillet, in accordance with the related art.
- FIG. 10 is a cross-sectional view of the features as shown in FIG. 9, further showing a die attach material forming a high/low die attach fillet, a high side of the die attach fillet having a height of approximately 90% of the die thickness and a low side of the die attach fillet having a height of approximately 25% of the die thickness, in accordance with the related art.
- FIG. 11 is a cross-sectional side view of the features as shown in FIG. 9, further showing a die attach material forming a high/low die attach fillet, the high side of the die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 12 is an cross-sectional opposing side view of the features as shown in FIG. 9, further showing a die attach material forming a high/low die attach fillet, the low side of the die attach fillet having a height of approximately 25% of the die thickness, in accordance with the related art.
- FIG. 14 is a partial cross-sectional view of a die attached to a BGA semiconductor chip package in a die attachment area with a die attach fillet, showing the critical structural relationship between the die attach fillet and the die, in accordance with the present invention.
- FIG. 15 is a partial cross-sectional view, a die attached to a semiconductor chip package base, such as a BGA package, in a die attachment area with a die attach fillet, showing the critical structural relationship (i.e., the fillet height being approximately 50% of the die thickness) between the die attach fillet and the die, further having a molding compound disposed on the die, on the fillet, on a portion of the die attach material, and on a portion of the package base, in accordance with the present invention.
- the critical structural relationship i.e., the fillet height being approximately 50% of the die thickness
- FIG. 16 is a cross-sectional view of a die having a die attach fillet, showing the preferred structural relationship (i.e., the fillet height being in a range of approximately 0% to approximately 75% of the die thickness along an approximately central 50% of the die width of any given side of the die), in accordance with the present invention.
- FIGS. 5 - 12 illustrate the problematic features of the related art semiconductor packages which are discussed, infra, in relation with the problems solved by the present invention, as illustrated in FIGS. 14 and 12- 15 .
- FIG. 1 illustrates, in plan-view, a die 5 attached to a semiconductor chip package base 10 in a die attachment area with a standard die attach fillet (not shown), in accordance with a preferred embodiment of the present invention.
- FIG. 3 illustrates, in cross-sectional side view, the features as shown in FIG. 1, further showing a die attach material 20 forming a standard die attach fillet 30 having a height of approximately 50% of the die 5 thickness, wherein the standard die attach fillet height comprises an approximately uniform height distribution around the die 5 , in accordance with a preferred embodiment of the present invention.
- FIG. 4 illustrates, in opposing cross-sectional side view, the features as shown in FIG. 1, further showing a die attach material 20 forming a standard die attach fillet 30 having a height of approximately 50% of the die 5 thickness, wherein the standard die attach fillet height comprises an approximately uniform height distribution around the die 5 , in accordance with a preferred embodiment of the present invention.
- FIG. 5 illustrates, in plan-view, a die 5 attached to a semiconductor chip package base 10 in a die attachment area with a high/even die attach fillet (not shown), in accordance with the related art.
- FIG. 6 illustrates, in cross-sectional view, the features as shown in FIG. 5, further showing a die attach material 20 forming a high/even die attach fillet 30 having a height of approximately 90% of the die 5 thickness, wherein the high/even die attach fillet height comprises an approximately uniform height distribution around the die 5 , in accordance with the related art.
- FIG. 7 illustrates, in cross-sectional side view, the features as shown in FIG. 5, further showing a die attach material 20 forming a high/even die attach fillet 30 having a height of approximately 90% of the die 5 thickness, wherein the high/even die attach fillet height comprises an approximately uniform height distribution around the die 5 , in accordance with the related art.
- FIG. 8 illustrates, in opposing cross-sectional side view, the features as shown in FIG. 5, further showing a die attach material 20 forming a high/even die attach fillet 30 having a height of approximately 90% of the die 5 thickness, wherein the high/even die attach fillet height comprises an approximately uniform height distribution around the die 5 , in accordance with the related art.
- FIG. 9 illustrates, in plan-view, a die 5 attached to a semiconductor chip package base 10 in a die attachment area with a high/low die attach fillet (not shown), in accordance with the related art.
- FIG. 10 illustrates, in cross-sectional view, the features as shown in FIG. 9, further showing a die attach material 20 forming a high/low die attach fillet 30 , a high side of the die attach fillet 30 having a height of approximately 90% of the die 5 thickness and a low side of the die attach fillet 30 having a height of approximately 25% of the die 5 thickness, wherein the high/low die attach fillet height comprises a non-uniform height distribution around the die 5 , in accordance with the related art.
- FIG. 11 illustrates, in cross-sectional side view, the features as shown in FIG. 9, further showing a die attach material 20 forming a high/low die attach fillet 30 , a high side of the die attach fillet 30 having a height of approximately 90% of the die 5 thickness and a low side of the die attach fillet 30 having a height of approximately 25% of the die 5 thickness, wherein the high/low die attach fillet height comprises a non-uniform height distribution around the die 5 , in accordance with the related art.
- FIG. 12 illustrates, in cross-sectional opposing side view, the features as shown in FIG. 9, further showing a die attach material 20 forming a high/low die attach fillet 30 , a high side of the die attach fillet 30 having a height of approximately 90% of the die 5 thickness and a low side of the die attach fillet 30 having a height of approximately 25% of the die 5 thickness, wherein the high/low die attach fillet height comprises a non-uniform height distribution around the die 5 , in accordance with the related art.
- FIG. 14 illustrates, in partial cross-sectional view, a die 5 attached to a semiconductor chip package base 10 , such as a BGA package, in a die attachment area with a die attach fillet 30 , showing the critical structural relationship (i.e., the fillet height being approximately 50% of the die thickness) between the die attach fillet 30 and the die 5 , in accordance with the present invention.
- a semiconductor chip package base 10 such as a BGA package
- FIG. 15 illustrates, in partial cross-sectional view, a die 5 attached to a semiconductor chip package base 10 , such as a BGA package, in a die attachment area with a die attach fillet 30 , showing the critical structural relationship (i.e., the fillet height being approximately 50% of the die thickness) between the die attach fillet 30 and the die 5 , further having a molding compound 60 disposed on the die 5 , on the fillet 30 , on a portion of the die attach material 20 , and on a portion of the package base 10 , in accordance with the present invention.
- the critical structural relationship i.e., the fillet height being approximately 50% of the die thickness
- Z ⁇ (0% to 75%)Y ⁇ (0% to 75%)B is the constraint for a location approximately ⁇ 25% X (i.e., at least 25% inboard from each edge 6 on any given side of the die 5 ).
- Z ⁇ (>33% to 75%)Y ⁇ (>33% to 75%)B is the constraint for a location approximately ⁇ 25% X (i.e., at least 25% inboard from each edge 6 on any given side of the die 5 ).
- This constraint for the preferred embodiment is surprisingly effective in reducing overall shear stress in the packaged device.
- controlling the fillet height in the outboard regions i.e., less than 25% X
- the present method constrains the fillet height in the inboard region (i.e., at least 25% inboard from each edge 6 on any given side of the die 5 ) where the potential damage suffered from shear stress would otherwise be at its greatest. In so doing, the present method results in a packaged device having significantly reduced shear stress.
- the die 5 may comprise silicon and have a thickness in a range of approximately 4 mils to approximately 30 mils, preferably approximately 10 mils to approximately 14 mils, as a somewhat thicker die has surprisingly superior crack resistance.
- a die 5 which is sawn by step-cut, is preferable as having less pre-existing internal stresses and may preferably be approximately 367 mils 2 in plan area.
- the die attach material 20 may comprise an epoxy, and may comprise a filler selected from a group consisting essentially of a conductor and an insulator.
- the present invention also reduces shear stress in the die which, in turn, reduces overall stress in the packaged semiconductor chip.
- the preferred embodiment i.e., greater than approximately 33%—approximately 75% of the die thickness has been discussed, supra, with respect to FIG. 16.
Abstract
A method and an apparatus for preventing cracking and delamination in a packaged semiconductor chip by controlling the die attach fillet height. Specifically, the present invention controls the die attach material height, thereby controlling the die attach fillet height, and thereby reducing shear stress in the die itself. Advantages of the present invention include increasing wire-bond reliability and package reliability without the need for requalification of existing products. By using currently qualified molding compounds and die attach epoxies in conjunction with the present technique for controlling the die attach epoxy height in order to control the die attach fillet height, the overall assembly process may be maintained. Thus, neither thermal performance nor electrical performance is compromised.
Description
- The present invention relates to the assembly and packaging of semiconductor chips. More particularly, the present invention relates to assembly and packaging of wire-bonded dies in semiconductor chips. Even more particularly, the present invention relates to reducing shear stress in the dies of semiconductor chips.
- Currently, the semiconductor industry is demanding better die attach, better packaging, better wire-bonding, and the like, to improve product reliability. Each die is generally attached into a die attach area of a semiconductor package using a eutectic material layer, such as a gold-silicon (Au—Si) eutectic layer and a silver-silicon (Ag—Si), or an organic die attach material, such as an epoxy or a polyimide. Distal ends of a wire are generally respectively bonded to a die and to a lead. A chip is generally secured well into the package; and the die attachment area may provide electric coupling between the chip and the remainder of the lead system. A major requirement for the die attachment area is that it be extremely flat to intimately retain the chip in the package.
- With respect to die attachment, the basic objective is to provide the best adhesion between the chip and the package as is possible and to provide the best electrically and/or thermally conducting path or even the best insulating material therebetween, depending on the specific chip application. As such, the die attachment should be strong to prevent delamination during subsequent processing steps or during use. The most widely used die attach materials include gold-filled (Au) and silver-filled (Ag) polyimides and epoxies for electrical and thermal conduction. For insulation purposes, silica-loaded polymers may be used as a die attach material. Unfortunately, both insulator-filled and conductor-filled related art die attach materials tend to delaminate and crack due to their inherent internal stresses after curing. Further, most molding compounds tend to flex around the die during temperature cycling, also inducing cracking or propagating pre-existing cracks.
- The related art has attempted to address these issues by providing lower stress molding compounds and lower stress die attach epoxies. However, the use of lower stress molding compounds would require requalification of many existing products. Such product conversions are both difficult and exorbitant. In addition, using a lower stress molding compound requires a decreased loading of silica (SiO2) particles which, then, compromises thermal performance. Similarly, using a lower stress die attach epoxy requires a decreased loading of Au or Ag particles, compromising not only thermal performance but also electrical performance.
- Another related art approach has been to use a very low epoxy fillet height in the range of less than 33.33% (i.e., <5 mils fillet height for a 15-mil thick die) for reducing any thermally-induced stress only at the die/encapsulant interface, wherein the encapsulant specifically comprises a glob-top material. Typically, a glob-top encapsulant is known to have inherent weaknesses at the die/glob-top interface, because it is dispensed from a dispenser under ambient conditions over and onto the die's upper surface. As such, the glob-top encapsulant tends to be riddled with voids, compromising adhesion, and therefore, contributing to delamination. However, this related art approach does not address the problem of shear stress in the fillet, in the cracking of a thicker die, nor between the metal circuitry and the bulk silicon on the die. Likewise, these related art techniques do not address problems related to packaging materials other than those associated with the glob-top variety. Therefore, a long-felt need is seen to exist for a method and an apparatus for controlling the die attachment process in order to prevent cracking as well as delamination in a semiconductor chip package under many processing and use conditions.
- Accordingly, the present invention provides a method and an apparatus for preventing cracking and delamination in a semiconductor chip package, especially a “plastic” package, such as a plastic quad flat package (PQFP), a thin quad flat package (TQFP), a plastic leadless chip carrier (PLCC) package, a small outline integrated circuit (SOIC) package, although less problematic, some undesirable shear stress may still exist), and any other standard or nonstandard plastic package. Particularly, a ball grid array (BGA) package with an over-molded compound (or “molding compound”), which also experiences cracking and delamination during thermal cycling, thermal shock, or normal operation.
- The present invention solves these plastic packaging problems by controlling the die attach fillet height, thereby reducing shear stress in the die itself The molding compound, such as is used with a BGA, may be applied by dispensing it through gate in a transfer mold (e.g., RTM: resin transfer molding). After filling the mold with the molding compound, heat and pressure may be applied for curing, densifying, and devoiding the molding compound. This technique, when used in the present method for controlling fillet height, results in a non-delaminating semiconductor package, especially for a BGA.
- By example only, the present invention empirical data corresponds to various fillet heights that are proportional to various die thicknesses in a range of approximately 4 mils to 30 mils contained in a BGA package under experimental conditions, such as thermal cycling and thermal shock. By using a fillet height in a preferred range of greater than approximately 33% to approximately 75% of the die thickness, the present invention circumvents both (1) the related art problem of coefficient of thermal expansion (CTE) mismatch among the elements within a packaged device, which would otherwise occur in the related art fillet height range of <33% of the die thickness, thereby leading to voids in the die attach material, cracking thereof, and poor thermal conductivity; and (2) the related art problem of high shear stress-induced failures, such as shear stress-induced cracking in the die attach material as well as the die itself, which would otherwise occur in the related art fillet height range of >75% of the die thickness. Surprisingly, the present invention experimental reliability data demonstrates that a nominal fillet height of approximately 50% of the die thickness induces the lowest shear stress in a thicker silicon die (e.g., in a range of approximately 8 mils to approximately 14 mils, preferably in a range of approximately 10 mils to approximately 14 mils). Also surprisingly, a thinner die having a thickness in a range of less than 8 mils, actually imparts adverse results in contravention to the semiconductor packaging industry's belief. A die attach pick-and-place machine, such as an ESEC 2007™ may be used in the present invention. More specifically, the present invention provides a method and an apparatus controlling the die attach epoxy height, thereby controlling the die attach fillet height, and thereby reducing shear stress in the die itself.
- Advantages of the present invention include increasing wire-bond reliability and package reliability without the need for requalification of existing products. By using currently qualified molding compounds and die attach epoxies in conjunction with the present technique for controlling the die attach epoxy height in order to control the die attach fillet height, the overall assembly process may be maintained. Thus, the present invention also has the advantage of compromising neither thermal performance nor electrical performance. Also, by controlling the fillet height by regulating the amount of die attach material to be applied, less die attach material is consumed in the packaging process. As such, the present invention method and apparatus prevent cracking and delamination in a semiconductor chip package, especially a ball grid array (BGA) package, during thermal cycling, thermal shock, and normal use, thereby resulting in a more robust package.
- For a better understanding of the present invention, reference is made to the below-referenced accompanying drawings. Reference numbers refer to the same or equivalent parts of the present invention throughout the several figures of the drawings.
- FIG. 1 is a plan-view of a die attached to a semiconductor chip package in a die attachment area with a standard die attach fillet, in accordance with a preferred embodiment of the present invention.
- FIG. 2 is a cross-sectional view of the features as shown in FIG. 1, further showing a die attach material forming a standard die attach fillet having a height of approximately 50% of the die thickness, in accordance with a preferred embodiment of the present invention.
- FIG. 3 is a cross-sectional side view of the features as shown in FIG. 1, further showing a die attach material forming a standard die attach fillet having a height of approximately 50% of the die thickness, in accordance with a preferred embodiment of the present invention.
- FIG. 4 is an opposing cross-sectional side view of the features as shown in FIG. 1, further showing a die attach material forming a standard die attach fillet having a height of approximately 50% of the die thickness, in accordance with a preferred embodiment of the present invention.
- FIG. 5 is a plan-view of a die attached to a semiconductor chip package in a die attachment area with a high/even die attach fillet, in accordance with the related art.
- FIG. 6 is a cross-sectional view of the features as shown in FIG. 5, further showing a die attach material forming a high/even die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 7 is a cross-sectional side view of the features as shown in FIG. 5, further showing a die attach material forming a high/even die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 8 is an opposing cross-sectional side view of the features as shown in FIG. 5, further showing a die attach material forming a high/even die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 9 is a plan-view of a die attached to a semiconductor chip package in a die attachment area with a high/low die attach fillet, in accordance with the related art.
- FIG. 10 is a cross-sectional view of the features as shown in FIG. 9, further showing a die attach material forming a high/low die attach fillet, a high side of the die attach fillet having a height of approximately 90% of the die thickness and a low side of the die attach fillet having a height of approximately 25% of the die thickness, in accordance with the related art.
- FIG. 11 is a cross-sectional side view of the features as shown in FIG. 9, further showing a die attach material forming a high/low die attach fillet, the high side of the die attach fillet having a height of approximately 90% of the die thickness, in accordance with the related art.
- FIG. 12 is an cross-sectional opposing side view of the features as shown in FIG. 9, further showing a die attach material forming a high/low die attach fillet, the low side of the die attach fillet having a height of approximately 25% of the die thickness, in accordance with the related art.
- FIG. 13 is a partial cross-sectional view a die attached to a semiconductor chip package base in a die attachment area with a die attach fillet, showing the critical dimensional relationship between the die attach fillet height Z=B−A and the die thickness B, wherein A=the portion of the die thickness B not covered by the fillet, in accordance with the present invention.
- FIG. 14 is a partial cross-sectional view of a die attached to a BGA semiconductor chip package in a die attachment area with a die attach fillet, showing the critical structural relationship between the die attach fillet and the die, in accordance with the present invention.
- FIG. 15 is a partial cross-sectional view, a die attached to a semiconductor chip package base, such as a BGA package, in a die attachment area with a die attach fillet, showing the critical structural relationship (i.e., the fillet height being approximately 50% of the die thickness) between the die attach fillet and the die, further having a molding compound disposed on the die, on the fillet, on a portion of the die attach material, and on a portion of the package base, in accordance with the present invention.
- FIG. 16 is a cross-sectional view of a die having a die attach fillet, showing the preferred structural relationship (i.e., the fillet height being in a range of approximately 0% to approximately 75% of the die thickness along an approximately central 50% of the die width of any given side of the die), in accordance with the present invention.
- FIGS.5-12 illustrate the problematic features of the related art semiconductor packages which are discussed, infra, in relation with the problems solved by the present invention, as illustrated in FIGS. 14 and 12-15.
- FIG. 1 illustrates, in plan-view, a
die 5 attached to a semiconductorchip package base 10 in a die attachment area with a standard die attach fillet (not shown), in accordance with a preferred embodiment of the present invention. - FIG. 2 illustrates, in cross-sectional view, the features as shown in FIG. 1, further showing a die attach
material 20 forming a standard die attachfillet 30 having a height of approximately 50% of thedie 5 thickness, wherein the standard die attach fillet height comprises an approximately uniform height distribution around thedie 5, in accordance with a preferred embodiment of the present invention. - FIG. 3 illustrates, in cross-sectional side view, the features as shown in FIG. 1, further showing a die attach
material 20 forming a standard die attachfillet 30 having a height of approximately 50% of thedie 5 thickness, wherein the standard die attach fillet height comprises an approximately uniform height distribution around thedie 5, in accordance with a preferred embodiment of the present invention. - FIG. 4 illustrates, in opposing cross-sectional side view, the features as shown in FIG. 1, further showing a die attach
material 20 forming a standard die attachfillet 30 having a height of approximately 50% of thedie 5 thickness, wherein the standard die attach fillet height comprises an approximately uniform height distribution around thedie 5, in accordance with a preferred embodiment of the present invention. - FIG. 5 illustrates, in plan-view, a
die 5 attached to a semiconductorchip package base 10 in a die attachment area with a high/even die attach fillet (not shown), in accordance with the related art. - FIG. 6 illustrates, in cross-sectional view, the features as shown in FIG. 5, further showing a die attach
material 20 forming a high/even die attachfillet 30 having a height of approximately 90% of thedie 5 thickness, wherein the high/even die attach fillet height comprises an approximately uniform height distribution around thedie 5, in accordance with the related art. - FIG. 7 illustrates, in cross-sectional side view, the features as shown in FIG. 5, further showing a die attach
material 20 forming a high/even die attachfillet 30 having a height of approximately 90% of thedie 5 thickness, wherein the high/even die attach fillet height comprises an approximately uniform height distribution around thedie 5, in accordance with the related art. - FIG. 8 illustrates, in opposing cross-sectional side view, the features as shown in FIG. 5, further showing a die attach
material 20 forming a high/even die attachfillet 30 having a height of approximately 90% of thedie 5 thickness, wherein the high/even die attach fillet height comprises an approximately uniform height distribution around thedie 5, in accordance with the related art. - FIG. 9 illustrates, in plan-view, a
die 5 attached to a semiconductorchip package base 10 in a die attachment area with a high/low die attach fillet (not shown), in accordance with the related art. - FIG. 10 illustrates, in cross-sectional view, the features as shown in FIG. 9, further showing a die attach
material 20 forming a high/low die attachfillet 30, a high side of the die attachfillet 30 having a height of approximately 90% of thedie 5 thickness and a low side of the die attachfillet 30 having a height of approximately 25% of thedie 5 thickness, wherein the high/low die attach fillet height comprises a non-uniform height distribution around thedie 5, in accordance with the related art. - FIG. 11 illustrates, in cross-sectional side view, the features as shown in FIG. 9, further showing a die attach
material 20 forming a high/low die attachfillet 30, a high side of the die attachfillet 30 having a height of approximately 90% of thedie 5 thickness and a low side of the die attachfillet 30 having a height of approximately 25% of thedie 5 thickness, wherein the high/low die attach fillet height comprises a non-uniform height distribution around thedie 5, in accordance with the related art. - FIG. 12 illustrates, in cross-sectional opposing side view, the features as shown in FIG. 9, further showing a die attach
material 20 forming a high/low die attachfillet 30, a high side of the die attachfillet 30 having a height of approximately 90% of thedie 5 thickness and a low side of the die attachfillet 30 having a height of approximately 25% of thedie 5 thickness, wherein the high/low die attach fillet height comprises a non-uniform height distribution around thedie 5, in accordance with the related art. - FIG. 13 illustrates, in partial cross-sectional view, a
die 5 attached to a semiconductorchip package base 10 in a die attachment area with a die attachfillet 30, showing the critical dimensional relationship between the die attach fillet height Z=B−A and the die thickness B, wherein A=the portion of the die thickness B not covered by thefillet 30, in accordance with the present invention. - FIG. 14 illustrates, in partial cross-sectional view, a
die 5 attached to a semiconductorchip package base 10, such as a BGA package, in a die attachment area with a die attachfillet 30, showing the critical structural relationship (i.e., the fillet height being approximately 50% of the die thickness) between the die attachfillet 30 and thedie 5, in accordance with the present invention. - FIG. 15 illustrates, in partial cross-sectional view, a
die 5 attached to a semiconductorchip package base 10, such as a BGA package, in a die attachment area with a die attachfillet 30, showing the critical structural relationship (i.e., the fillet height being approximately 50% of the die thickness) between the die attachfillet 30 and thedie 5, further having amolding compound 60 disposed on thedie 5, on thefillet 30, on a portion of the die attachmaterial 20, and on a portion of thepackage base 10, in accordance with the present invention. - FIG. 16 illustrates, in cross-sectional view, a
die 5 having a die attachfillet 30, showing the critical structural relationship (i.e., the fillet height Z=B−A being in a range of approximately 0% to approximately 75% of the die thickness Y=B along an approximately central 50% of the die width X of any given side of the die 5), in accordance with the preferred embodiment present invention. In essence, Z≅(0% to 75%)Y≅(0% to 75%)B is the constraint for a location approximately ≧25% X (i.e., at least 25% inboard from eachedge 6 on any given side of the die 5). Preferably, Z≅(>33% to 75%)Y≅(>33% to 75%)B is the constraint for a location approximately ≧25% X (i.e., at least 25% inboard from eachedge 6 on any given side of the die 5). This constraint for the preferred embodiment is surprisingly effective in reducing overall shear stress in the packaged device. During the assembly process, controlling the fillet height in the outboard regions (i.e., less than 25% X) is very difficult. Thus, the present method constrains the fillet height in the inboard region (i.e., at least 25% inboard from eachedge 6 on any given side of the die 5) where the potential damage suffered from shear stress would otherwise be at its greatest. In so doing, the present method results in a packaged device having significantly reduced shear stress. - The present invention method of reducing shear stress in a packaged semiconductor chip, generally comprises the steps of: providing a semiconductor
chip package base 10 having a semiconductor chip disposed therein and having a die attachment area; providing adie 5 having a thickness Y, a width X, and at least one side; providing a die attachmaterial 20; controlling an amount of the die attachmaterial 20 disposed between thedie 5 and the semiconductorchip package base 10, whereby at least one portion of the die attachmaterial 20 forms at least one meniscus on the at least one side of thedie 5, whereby the at least one meniscus forms at least one die attachfillet 30 upon curing of the die attachmaterial 20, thereby controlling at least one height Z=B−A of the at least one die attachfillet 30, and thereby reducing shear stress in thedie 5; and completing packaging of the semiconductor chip. - The present invention reduced shear stress packaged semiconductor chip, generally comprises: a semiconductor
chip package base 10 having a semiconductor chip disposed therein and having a die attachment area; adie 5 having at least one side; a controlled amount of die attachmaterial 20 disposed between thedie 5 and the semiconductorchip package base 10; at least one portion of the die attachmaterial 20 forming at least one meniscus on the at least one side of thedie 5, the at least one meniscus forming at least one die attachfillet 30 upon curing of the die attachmaterial 20, the at least one die attachfillet 30 having at least one controlled height Z=B—A, and thedie 5 having reduced shear stress. - In the present method and apparatus for reducing shear stress in a packaged semiconductor chip, the
die 5 may comprise silicon and have a thickness in a range of approximately 4 mils to approximately 30 mils, preferably approximately 10 mils to approximately 14 mils, as a somewhat thicker die has surprisingly superior crack resistance. Adie 5, which is sawn by step-cut, is preferable as having less pre-existing internal stresses and may preferably be approximately 367 mils2 in plan area. The die attachmaterial 20 may comprise an epoxy, and may comprise a filler selected from a group consisting essentially of a conductor and an insulator. - The die attach fillet height (i.e., “fillet percentage”) is calculated by the simple relationship, fillet %=100(B−A)/B, wherein B=the die thickness, and wherein A=vertical distance of a die side which has not been coated with the die attach material. The die attach
fillet 30 may also comprise a standard height Z in a range of approximately 40% to approximately 60% (nominally approximately 50%) of the die thickness Y=B. By purposefully constraining the die attach fillet height to approximately 50% of the die thickness, the present invention also reduces shear stress in the die which, in turn, reduces overall stress in the packaged semiconductor chip. The preferred embodiment (i.e., greater than approximately 33%—approximately 75% of the die thickness has been discussed, supra, with respect to FIG. 16. - Information as herein shown and described in detail is fully capable of attaining the above-described object of the invention, the presently preferred embodiment of the invention, and is, thus, representative of the subject matter which is broadly contemplated by the present invention. The scope of the present invention fully encompasses other embodiments which may become obvious to those skilled in the art, and is to be limited, accordingly, by nothing other than the appended claims, wherein reference to an element in the singular is not intended to mean “one and only one” unless explicitly so stated, but rather “one or more.” All structural and functional equivalents to the elements of the above-described preferred embodiment and additional embodiments that are known to those of ordinary skill in the art are hereby expressly incorporated by reference and are intended to be encompassed by the present claims.
- Moreover, no requirement exists for a device or method to address each and every problem sought to be resolved by the present invention, for such to be encompassed by the present claims. Furthermore, no element, component, or method step in the present disclosure is intended to be dedicated to the public regardless of whether the element, component, or method step is explicitly recited in the claims. However, it should be readily apparent to those of ordinary skill in the art that various changes and modifications in form, semiconductor material, and fabrication material detail may be made without departing from the spirit and scope of the inventions as set forth in the appended claims. No claim herein is to be construed under the provisions of 35 U.S.C. § 112, sixth paragraph, unless the element is expressly recited using the phrase “means for.”
Claims (20)
1. A method of reducing shear stress in a packaged semiconductor chip, comprising the steps of:
providing a semiconductor chip package base having a semiconductor chip disposed therein and having a die attachment area;
providing a die having at least one side,
said die comprising a semiconductor material selected from a group consisting essentially of silicon (Si), germanium (Ge), and gallium arsenide (GaAs), and
each said at least one side having a thickness and a width;
providing a die attach material;
controlling an amount of said die attach material disposed between said die and said semiconductor chip package base,
whereby at least one portion of said die attach material forms at least one meniscus on said at least one side of the die,
whereby said at least one meniscus forms at least one die attach fillet upon curing of said die attach material,
thereby controlling at least one height of said at least one die attach fillet, and
thereby reducing shear stress in said die; and
completing packaging of said semiconductor chip.
2. A method, as recited in claim 1 , wherein said die comprises a thickness in a range of approximately 4 mils to approximately 30 mils.
3. A method, as recited in claim 1 , wherein said die attach material comprises an epoxy.
4. A method, as recited in claim 1 , wherein said at least one die attach fillet comprises a standard height in a range of approximately 0% to approximately 75% of said die thickness.
5. A method, as recited in claim 4 , wherein said semiconductor chip package base comprises a ball grid array (BGA).
6. A method, as recited in claim 1 , wherein said at least one die attach fillet comprises a standard height in a range of greater than approximately 33% to approximately 75% of said die thickness.
7. A method, as recited in claim 6 , wherein said standard height is constrained in said range of greater than approximately 33% to approximately 75% of said die thickness along an approximately central 50% of said die width.
8. A method, as recited in claim 1 , wherein said completing step comprises providing a molding compound disposed on said die, on said fillet, on at least one portion of said die attach material, and on at least one portion of said package base.
9. A method, as recited in claim 8 , wherein said semiconductor chip package base comprises a ball grid array (BGA).
10. A method, as recited in claim 1 , wherein said semiconductor chip package base comprises a ball grid array (BGA).
11. A reduced shear stress packaged semiconductor chip, comprising:
a semiconductor chip package base having a semiconductor chip disposed therein and having a die attachment area;
a die having at least one side,
said die comprising a semiconductor material selected from a group consisting essentially of silicon (Si), germanium (Ge), and gallium arsenide (GaAs), and
each said at least one side having a thickness and a width; and
a controlled amount of die attach material disposed between said die and said semiconductor chip package base;
at least one portion of said die attach material forming at least one meniscus on said at least one side of said die,
said at least one meniscus forming at least one die attach fillet upon curing of said die attach material,
said at least one die attach fillet having at least one controlled height, and
said die having reduced shear stress.
12. A packaged semiconductor chip, as recited in claim 11 , wherein said die comprises a thickness in a range of approximately 4 mils to approximately 30 mils.
13. A packaged semiconductor chip, as recited in claim 11 , wherein said die attach material comprises an epoxy.
14. A packaged semiconductor chip, as recited in claim 11 , wherein said at least one die attach fillet comprises a standard height in a range of approximately 0% to approximately 75% of said die thickness.
15. A packaged semiconductor chip, as recited in claim 14 , wherein said semiconductor chip package base comprises a ball grid array (BGA).
16. A packaged semiconductor chip, as recited in claim 11 , wherein said at least one die attach fillet comprises a standard height in a range of greater than approximately 33% to approximately 75% of said die thickness.
17. A packaged semiconductor chip, as recited in claim 16 , wherein said standard height is constrained in said range of greater than approximately 33% to approximately 75% of said die thickness along an approximately central 50% of said die width.
18. A packaged semiconductor chip, as recited in claim 11 , further comprising a molding compound disposed on said die, on said fillet, on at least one portion of said die attach material, and on at least one portion of said package base.
19. A packaged semiconductor chip, as recited in claim 18 , wherein said semiconductor chip package base comprises a ball grid array (BGA).
20. A packaged semiconductor chip, as recited in claim 11 , wherein said semiconductor chip package base comprises a ball grid array (BGA).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/637,419 US20040046253A1 (en) | 2002-01-18 | 2003-08-08 | Method for controlling die attach fillet height to reduce die shear stress |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/053,994 US6661102B1 (en) | 2002-01-18 | 2002-01-18 | Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress |
US10/637,419 US20040046253A1 (en) | 2002-01-18 | 2003-08-08 | Method for controlling die attach fillet height to reduce die shear stress |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/053,994 Division US6661102B1 (en) | 2002-01-18 | 2002-01-18 | Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040046253A1 true US20040046253A1 (en) | 2004-03-11 |
Family
ID=27609130
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/053,994 Expired - Lifetime US6661102B1 (en) | 2002-01-18 | 2002-01-18 | Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress |
US10/637,419 Abandoned US20040046253A1 (en) | 2002-01-18 | 2003-08-08 | Method for controlling die attach fillet height to reduce die shear stress |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/053,994 Expired - Lifetime US6661102B1 (en) | 2002-01-18 | 2002-01-18 | Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress |
Country Status (9)
Country | Link |
---|---|
US (2) | US6661102B1 (en) |
JP (1) | JP2005516399A (en) |
KR (1) | KR20040075093A (en) |
CN (1) | CN100352041C (en) |
AU (1) | AU2002367513A1 (en) |
DE (1) | DE10297642B4 (en) |
GB (1) | GB2401991B (en) |
TW (1) | TW200302562A (en) |
WO (1) | WO2003063239A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150295113A1 (en) * | 2008-02-11 | 2015-10-15 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using iii-v semiconductor solar cells |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7410813B1 (en) * | 2004-09-23 | 2008-08-12 | National Semiconductor Corporation | Method of parallel lapping a semiconductor die |
US20080251901A1 (en) * | 2006-01-24 | 2008-10-16 | Zigmund Ramirez Camacho | Stacked integrated circuit package system |
JP5157098B2 (en) * | 2006-07-19 | 2013-03-06 | サンケン電気株式会社 | Semiconductor device and manufacturing method thereof |
US7985095B2 (en) * | 2009-07-09 | 2011-07-26 | International Business Machines Corporation | Implementing enhanced connector guide block structures for robust SMT assembly |
WO2011087119A1 (en) * | 2010-01-18 | 2011-07-21 | ローム株式会社 | Semiconductor device and method for manufacturing same |
JP2012060020A (en) * | 2010-09-10 | 2012-03-22 | Sekisui Chem Co Ltd | Semiconductor chip mounting body manufacturing method and semiconductor device |
US8698291B2 (en) | 2011-12-15 | 2014-04-15 | Freescale Semiconductor, Inc. | Packaged leadless semiconductor device |
US8803302B2 (en) * | 2012-05-31 | 2014-08-12 | Freescale Semiconductor, Inc. | System, method and apparatus for leadless surface mounted semiconductor package |
JP2014110282A (en) * | 2012-11-30 | 2014-06-12 | Toyota Motor Corp | Bonding method using paste containing metal fine particle |
JP2015169597A (en) * | 2014-03-10 | 2015-09-28 | 株式会社日本自動車部品総合研究所 | Pressure sensor and manufacturing method thereof |
KR200485324Y1 (en) | 2016-06-29 | 2017-12-26 | 강동연 | Cradle and smart phone equipped with aap for free charging and advertising |
DE102016114463B4 (en) | 2016-08-04 | 2019-10-17 | Infineon Technologies Ag | THE FASTENING METHOD AND SEMICONDUCTOR COMPONENTS MADE ON THE BASIS OF SUCH PROCEDURES |
CN115023804A (en) * | 2020-01-23 | 2022-09-06 | 罗姆股份有限公司 | Electronic device and method for manufacturing electronic device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5128746A (en) * | 1990-09-27 | 1992-07-07 | Motorola, Inc. | Adhesive and encapsulant material with fluxing properties |
US5218234A (en) * | 1991-12-23 | 1993-06-08 | Motorola, Inc. | Semiconductor device with controlled spread polymeric underfill |
US5756380A (en) * | 1995-11-02 | 1998-05-26 | Motorola, Inc. | Method for making a moisture resistant semiconductor device having an organic substrate |
US5892289A (en) * | 1996-04-22 | 1999-04-06 | Nec Corporation | Bare chip mounting structure and manufacturing method therefor |
US6265784B1 (en) * | 1998-11-10 | 2001-07-24 | Hitachi, Ltd. | Resin sealed semiconductor device having improved arrangement for reducing thermal stress within the device |
US6365441B1 (en) * | 1999-12-29 | 2002-04-02 | Intel Corporation | Partial underfill for flip-chip electronic packages |
US20020084518A1 (en) * | 2000-12-28 | 2002-07-04 | Hajime Hasebe | Semiconductor device |
US20020096766A1 (en) * | 2001-01-24 | 2002-07-25 | Chen Wen Chuan | Package structure of integrated circuits and method for packaging the same |
US20020125557A1 (en) * | 2001-03-09 | 2002-09-12 | Jian-Cheng Chen | Package of a chip with beveled edges |
US6614123B2 (en) * | 2001-07-31 | 2003-09-02 | Chippac, Inc. | Plastic ball grid array package with integral heatsink |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5762539A (en) * | 1980-10-01 | 1982-04-15 | Hitachi Ltd | Mounting method for semiconductor element |
US4908086A (en) * | 1985-06-24 | 1990-03-13 | National Semiconductor Corporation | Low-cost semiconductor device package process |
US5076876A (en) * | 1989-06-21 | 1991-12-31 | Diemat, Inc. | Method of attaching an electronic device to a substrate |
JPH04101437A (en) * | 1990-08-21 | 1992-04-02 | Seiko Instr Inc | Mounting of semiconductor device |
US5214307A (en) * | 1991-07-08 | 1993-05-25 | Micron Technology, Inc. | Lead frame for semiconductor devices having improved adhesive bond line control |
US5343073A (en) * | 1992-01-17 | 1994-08-30 | Olin Corporation | Lead frames having a chromium and zinc alloy coating |
US5278446A (en) * | 1992-07-06 | 1994-01-11 | Motorola, Inc. | Reduced stress plastic package |
US5334558A (en) * | 1992-10-19 | 1994-08-02 | Diemat, Inc. | Low temperature glass with improved thermal stress properties and method of use |
US6046076A (en) * | 1994-12-29 | 2000-04-04 | Tessera, Inc. | Vacuum dispense method for dispensing an encapsulant and machine therefor |
SG46955A1 (en) * | 1995-10-28 | 1998-03-20 | Inst Of Microelectronics | Ic packaging lead frame for reducing chip stress and deformation |
US5847929A (en) * | 1996-06-28 | 1998-12-08 | International Business Machines Corporation | Attaching heat sinks directly to flip chips and ceramic chip carriers |
US5757073A (en) * | 1996-12-13 | 1998-05-26 | International Business Machines Corporation | Heatsink and package structure for wirebond chip rework and replacement |
US6507116B1 (en) * | 1997-04-24 | 2003-01-14 | International Business Machines Corporation | Electronic package and method of forming |
US6353182B1 (en) * | 1997-08-18 | 2002-03-05 | International Business Machines Corporation | Proper choice of the encapsulant volumetric CTE for different PGBA substrates |
US5936304A (en) * | 1997-12-10 | 1999-08-10 | Intel Corporation | C4 package die backside coating |
US6201301B1 (en) * | 1998-01-21 | 2001-03-13 | Lsi Logic Corporation | Low cost thermally enhanced flip chip BGA |
US6023666A (en) * | 1998-07-20 | 2000-02-08 | Micron Technology, Inc. | In-line method of monitoring die attach material adhesive weight |
GB2344690A (en) * | 1998-12-09 | 2000-06-14 | Ibm | Cavity down ball grid array module |
US6225206B1 (en) * | 1999-05-10 | 2001-05-01 | International Business Machines Corporation | Flip chip C4 extension structure and process |
US6309908B1 (en) * | 1999-12-21 | 2001-10-30 | Motorola, Inc. | Package for an electronic component and a method of making it |
US6184064B1 (en) * | 2000-01-12 | 2001-02-06 | Micron Technology, Inc. | Semiconductor die back side surface and method of fabrication |
US6429042B1 (en) * | 2000-04-04 | 2002-08-06 | General Electric Company | Method of reducing shear stresses on IC chips and structure formed thereby |
US6578754B1 (en) * | 2000-04-27 | 2003-06-17 | Advanpack Solutions Pte. Ltd. | Pillar connections for semiconductor chips and method of manufacture |
US6400004B1 (en) * | 2000-08-17 | 2002-06-04 | Advanced Semiconductor Engineering, Inc. | Leadless semiconductor package |
-
2002
- 2002-01-18 US US10/053,994 patent/US6661102B1/en not_active Expired - Lifetime
- 2002-12-17 DE DE10297642T patent/DE10297642B4/en not_active Expired - Lifetime
- 2002-12-17 KR KR10-2004-7011149A patent/KR20040075093A/en active Search and Examination
- 2002-12-17 WO PCT/US2002/040776 patent/WO2003063239A2/en active Application Filing
- 2002-12-17 GB GB0415657A patent/GB2401991B/en not_active Expired - Lifetime
- 2002-12-17 AU AU2002367513A patent/AU2002367513A1/en not_active Abandoned
- 2002-12-17 CN CNB028272730A patent/CN100352041C/en not_active Expired - Lifetime
- 2002-12-17 JP JP2003562998A patent/JP2005516399A/en active Pending
-
2003
- 2003-01-09 TW TW092100382A patent/TW200302562A/en not_active IP Right Cessation
- 2003-08-08 US US10/637,419 patent/US20040046253A1/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5128746A (en) * | 1990-09-27 | 1992-07-07 | Motorola, Inc. | Adhesive and encapsulant material with fluxing properties |
US5218234A (en) * | 1991-12-23 | 1993-06-08 | Motorola, Inc. | Semiconductor device with controlled spread polymeric underfill |
US5756380A (en) * | 1995-11-02 | 1998-05-26 | Motorola, Inc. | Method for making a moisture resistant semiconductor device having an organic substrate |
US5892289A (en) * | 1996-04-22 | 1999-04-06 | Nec Corporation | Bare chip mounting structure and manufacturing method therefor |
US6265784B1 (en) * | 1998-11-10 | 2001-07-24 | Hitachi, Ltd. | Resin sealed semiconductor device having improved arrangement for reducing thermal stress within the device |
US6365441B1 (en) * | 1999-12-29 | 2002-04-02 | Intel Corporation | Partial underfill for flip-chip electronic packages |
US20020084518A1 (en) * | 2000-12-28 | 2002-07-04 | Hajime Hasebe | Semiconductor device |
US20020096766A1 (en) * | 2001-01-24 | 2002-07-25 | Chen Wen Chuan | Package structure of integrated circuits and method for packaging the same |
US20020125557A1 (en) * | 2001-03-09 | 2002-09-12 | Jian-Cheng Chen | Package of a chip with beveled edges |
US6614123B2 (en) * | 2001-07-31 | 2003-09-02 | Chippac, Inc. | Plastic ball grid array package with integral heatsink |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150295113A1 (en) * | 2008-02-11 | 2015-10-15 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using iii-v semiconductor solar cells |
US9923112B2 (en) * | 2008-02-11 | 2018-03-20 | Suncore Photovoltaics, Inc. | Concentrated photovoltaic system modules using III-V semiconductor solar cells |
Also Published As
Publication number | Publication date |
---|---|
WO2003063239A3 (en) | 2004-05-06 |
GB0415657D0 (en) | 2004-08-18 |
TWI294679B (en) | 2008-03-11 |
JP2005516399A (en) | 2005-06-02 |
AU2002367513A1 (en) | 2003-09-02 |
CN100352041C (en) | 2007-11-28 |
US6661102B1 (en) | 2003-12-09 |
DE10297642B4 (en) | 2008-09-25 |
WO2003063239A2 (en) | 2003-07-31 |
GB2401991B (en) | 2005-04-20 |
DE10297642T5 (en) | 2005-01-27 |
TW200302562A (en) | 2003-08-01 |
CN1615545A (en) | 2005-05-11 |
KR20040075093A (en) | 2004-08-26 |
GB2401991A (en) | 2004-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6661102B1 (en) | Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress | |
US8049313B2 (en) | Heat spreader for semiconductor package | |
US6211574B1 (en) | Semiconductor package with wire protection and method therefor | |
US20080029860A1 (en) | Semiconductor device with internal heat sink | |
US5872398A (en) | Reduced stress LOC assembly including cantilevered leads | |
US8242614B2 (en) | Thermally improved semiconductor QFN/SON package | |
WO1998029903A1 (en) | Resin-encapsulated semiconductor device and method for manufacturing the same | |
US6486539B1 (en) | Compression layer on the leadframe to reduce stress defects | |
US20110012254A1 (en) | Air Cavity Package with Copper Heat Sink and Ceramic Window Frame | |
US8519519B2 (en) | Semiconductor device having die pads isolated from interconnect portion and method of assembling same | |
US7821104B2 (en) | Package device having crack arrest feature and method of forming | |
US6028350A (en) | Lead frame with strip-shaped die bonding pad | |
GB2573390A (en) | Semiconductor power module to protect against short circuit event | |
US7102218B2 (en) | Semiconductor package with chip supporting structure | |
TWI237363B (en) | Semiconductor package | |
US20220013433A1 (en) | Semiconductor Device Package Comprising a Thermal Interface Material with Improved Handling Properties | |
JP2838160B2 (en) | Semiconductor device having X-shaped die support member | |
EP0405330A2 (en) | Flagless leadframe, package and method | |
US8252631B1 (en) | Method and apparatus for integrated circuit packages using materials with low melting point | |
JP3023303B2 (en) | Semiconductor device molding method | |
JPS62210651A (en) | Resin sealed type semiconductor device | |
KR0125874Y1 (en) | Semiconductor package | |
JPH05152495A (en) | Semiconductor devices | |
KR200292411Y1 (en) | Leadframe for Small Die Pad Package | |
JPH07283358A (en) | Packaged integrated circuit and method of packaging integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |