US20040173817A1 - Integrated photodetector and heterojunction bipolar transistors - Google Patents
Integrated photodetector and heterojunction bipolar transistors Download PDFInfo
- Publication number
- US20040173817A1 US20040173817A1 US10/790,862 US79086204A US2004173817A1 US 20040173817 A1 US20040173817 A1 US 20040173817A1 US 79086204 A US79086204 A US 79086204A US 2004173817 A1 US2004173817 A1 US 2004173817A1
- Authority
- US
- United States
- Prior art keywords
- photodiode
- layers
- optoelectronic circuit
- integrated optoelectronic
- circuit components
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims abstract description 14
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 claims description 58
- 239000000758 substrate Substances 0.000 claims description 57
- 230000005693 optoelectronics Effects 0.000 claims description 40
- 239000000463 material Substances 0.000 claims description 34
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 13
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 7
- 229910052787 antimony Inorganic materials 0.000 claims description 5
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 claims 12
- 239000004065 semiconductor Substances 0.000 abstract description 31
- 238000000034 method Methods 0.000 abstract description 26
- 230000010354 integration Effects 0.000 abstract description 17
- 230000003287 optical effect Effects 0.000 abstract description 15
- 238000012545 processing Methods 0.000 abstract description 9
- 230000006855 networking Effects 0.000 abstract description 6
- 238000011161 development Methods 0.000 abstract description 2
- UJXZVRRCKFUQKG-UHFFFAOYSA-K indium(3+);phosphate Chemical compound [In+3].[O-]P([O-])([O-])=O UJXZVRRCKFUQKG-UHFFFAOYSA-K 0.000 description 137
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 37
- 238000004519 manufacturing process Methods 0.000 description 25
- 238000005530 etching Methods 0.000 description 20
- YEDUAINPPJYDJZ-UHFFFAOYSA-N 2-hydroxybenzothiazole Chemical compound C1=CC=C2SC(O)=NC2=C1 YEDUAINPPJYDJZ-UHFFFAOYSA-N 0.000 description 19
- 238000010521 absorption reaction Methods 0.000 description 15
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 6
- KRKNYBCHXYNGOX-UHFFFAOYSA-N citric acid Chemical compound OC(=O)CC(O)(C(O)=O)CC(O)=O KRKNYBCHXYNGOX-UHFFFAOYSA-N 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 238000002310 reflectometry Methods 0.000 description 5
- 238000013459 approach Methods 0.000 description 4
- 230000003993 interaction Effects 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 238000001039 wet etching Methods 0.000 description 4
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 3
- 229910000756 V alloy Inorganic materials 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 235000011167 hydrochloric acid Nutrition 0.000 description 3
- 229960000443 hydrochloric acid Drugs 0.000 description 3
- 238000009616 inductively coupled plasma Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 235000015165 citric acid Nutrition 0.000 description 2
- 229960004106 citric acid Drugs 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 238000010348 incorporation Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- -1 InGaAs and InAlAs Chemical class 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- FFEARJCKVFRZRR-UHFFFAOYSA-N methionine Chemical compound CSCCC(N)C(O)=O FFEARJCKVFRZRR-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000011165 process development Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/737—Hetero-junction transistors
- H01L29/7371—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8252—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using III-V technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0821—Collector regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0232—Optical elements or arrangements associated with the device
- H01L31/02327—Optical elements or arrangements associated with the device the optical elements being integrated or being directly associated to the device, e.g. back reflectors
Definitions
- the present invention relates to optoelectronic devices and, in particular, to the integration of photodetectors and transistors integrated on a substrate.
- OEICs Optoelectronic integrated circuits
- OEICs combine photodetectors, which convert optical to electronic signals, with transistors, used to electronically amplifying the detector signals, on a single substrate. Integrating these components on a substrate circuit has the potential to greatly increase the speed (in excess of 40 Gb/s) and to decrease the cost of high-speed networking components through the development of compact optical circuits for optical networking.
- PIN-PDs p-i-n photodiodes
- SHBT single heterojunction bipolar transistors
- PIN/HBT integration p-i-n photodiodes
- HBTs have proven large-scale integration capability and also have the potential for use as optical transceiver modules with signal processing front ends such as multiplexer, de-multiplexer, and clock-and-data-recovery circuits.
- PIN/HBT integration is based on structural similarities of certain PIN-PDs and SHBTs that allow these components to be fabricated from a single stack of semiconductor layers.
- a stack of semiconductor layers can be used to form both the base and collector of a SHBT and a PIN-PD.
- one prior art circuit is based on a separate PIN-PD structure grown on the bottom of a HBT structure which includes a SHBT and a double HBT (DHBT) on top of the PIN-PD structure. While this allows for integration of photodiodes and transistors, this approach suffers from several drawbacks that limit the application of such devices to high-speed applications, such as the inability to produce photodiodes with high responsivity to light and transistors that operate at high speed when the devices are formed from the same semiconductor layers.
- HEMTs high electron mobility transistors
- Pseudomorphic HEMTs PIN-PDs with high electron mobility transistors (HEMTs) or Pseudomorphic HEMTs.
- HMET manufacturing techniques are appropriate for circuits having only a small amount of circuit integration.
- HEMTs have limited speeds that result from noise levels that increase for bit rates greater than 2 Gb/s.
- the present invention solves the above-identified problems of known OEICs by providing photodiode and transistor structures that can be fabricated using prior art semiconductor fabrication techniques from a single stack of semiconductor layers on a substrate, resulting in high-speed, linear HBTs and high-sensitivity photodetectors in a single integrated circuit
- dry-etching such as reactive-ion-etching RIE) or inductively-coupled-plasma (ICP) etching techniques in both GaAs- and InP-based HBTs.
- the components include at least one single-heterojunction bipolar transistor formed from an emitter layer and from the first, second and third layers, where the first layer forms a transistor base, the second layer forms a transistor collector, and the third layer forms a transistor subcollector.
- the components also include at least one p-i-n-i-p photodiode formed from the first, second and third layers, where the first layer forms a photodiode p-type layer, where the second layer forms a photodiode i-type layer, and the third layer forms a photodiode n-type layer.
- the components include at least one p-i-n-i-p photodiode formed from the plurality of layers and at least one single-heterojunction bipolar transistor formed from the plurality of layers, and includes adjacent p-type, i-type, and n-type layers of said at least one p-i-n-i-p photodiode.
- the components include a first group of the plurality of layers forming a reflector, a second group of the plurality of layers on said first group and forming at least one bipolar heterojunction transistor, and a third group of the plurality of layers on said first group and forming at least one photodiode.
- the reflector is positioned to double-pass light through said at least one photodiode by reflecting light transmitted through the at least one photodiode back through said photodiode.
- FIG. 1 is a sectional view illustrating a first embodiment semiconductor structure of the present invention
- FIG. 2 is a sectional view of a second embodiment semiconductor structure having a SHBT and a p-i-n-i-p photodiode;
- FIGS. 3A-3M are sectional views of one method for manufacturing the semiconductor structure of FIG. 2;
- FIG. 4 is a sectional view of a third embodiment structure having both a bipolar transistor and photodiode on top of a DBR structure;
- FIG. 5 is a sectional view of a fourth embodiment semiconductor having both a SHBT and a p-i-n-i-p photodiode on top of a DBR structure;
- FIG. 6 is a sectional view of a semiconductor layer stack for producing the structure of FIG. 5;
- FIG. 7 is a sectional view of a fifth embodiment semiconductor having a SHBT, a p-i-n photodiode and a DBR structure between the SHBT/photodiode;
- FIGS. 8A-8F are sectional views of one method for manufacturing the semiconductor structure of FIG. 7; and.
- FIG. 9 is a sectional view of a sixth embodiment semiconductor having a DHBT, a p-i-n photodiode and a DBR structure between the SHBT/photodiode.
- the present invention is directed to structures that include a photodiode and a heterojunction bipolar transistor formed from a stack of semiconductor layers, where the individual layers of the stack can be produced in the same growth run.
- the resulting structures result in components (transistors and photodiodes) that can then be integrated on the substrate to fabricate an OEIC.
- the inventive structures can be used to produce OEICs using any bipolar transistor structure that is compatible for growth on indium phosphate substrates, or on strained substrates on which InP-based and GaAs-based semiconductors can be fabricated.
- the inventive structures include a plurality of semiconductor layers on a substrate, out of which PDs and HBTs can be fabricated from some common layers. These structures use part of the HBT structure as a PD to increase the photo-responsivity without impairing the high-frequency performance of the PD, the HBT, or the circuits fabricated with these components.
- FIG. 1 A schematic of a first embodiment of the present invention is shown in FIG. 1 as structure 100 .
- Structure 100 includes a substrate 101 having a SHBT 110 and a photodiode 120 . Both the SHBT 110 and-photodiode 120 are formed from a common stack of a plurality of semiconductor layers 103 , contact pads 105 and interconnects 107 .
- SHBT 110 is an NPN SHBT structure having an emitter E, a base B, a collector C, and a subcollector SC.
- Photodiode 120 is a p-i-n-i-p photodiode (PINIP PD) with the n-type, i-type, and p-type layers indicated sequentially in FIG. 1 as a first p-type layer P 1 , a first i-type layer I 1 , an n-type layer N, a second i-type layer I 2 , and a second p-type layer P 2 . Also shown in FIG. 1 is dashed arrow representing a light beam impinging on the vertical photodiode 120 .
- the PDs of the present invention are vertically oriented, allowing them to accept light in a direction toward the substrate.
- the PDs can detect light that is not parallel to the substrate surface, though it is preferable that the light is normal to the substrate and that it approaches the substrate from above.
- Structure 100 may includes other layers, such as the thin etch stop layer ES, that aid the manufacturing of components from layers 103 but that do not appreciably alter the optical or electronic operation of the components.
- junction of base B and collector C of SHBT 110 are formed from the same layers as a p-type and i-type layer (P 1 and I 1 , respectively) of photodiode 120 , and thus a portion of the PD structure is included in the layers of the SHBT.
- structure 100 includes an additional photodiode formed by the layers I 2 and P 2 that are located between the particular layers 103 that form SHBT 110 and substrate 101 .
- Structure 100 thus consists of an additional photodiode junction, formed by the junction of the layers N, I 2 and P 2 and electrically interconnected with metal interconnect 107 to form a parallel-connected PIN diode.
- Structure 100 allows incident light to pass through two photodiode junctions (P 1 -I 1 -N and N-I 2 -P 2 ), greatly increasing the photoresponsivity of the photodiode 120 .
- the photodiode junction layers forming layers N-I 2 -P 2 are below SHBT 110 , and are not electrically used in the SHBT and do note affect the performance of the bipolar transistor.
- the advantages of structure 100 include 1) enhanced photodetector responsivity due to a longer optical absorption pass, with no compromise in the HBT performance, and 3) only a slightly more complicated fabrication procedure over more conventional HBT fabrication processes.
- Structure 100 is configured for detecting light of a wavelength of about 1.55 ⁇ m, as in proposed applications of OEICs, through the use of an InP/Indium gallium arsenide (InGaAs) PNIP PD.
- InP/InGaAs layers are lattice-matched to InP and have absorption layers I 1 and I 2 for absorption at 1.55 ⁇ m.
- special care must be taken in the n-layer of a photodiode to reduce the futile photon absorption through majority carrier relaxation while maintaining a low sheet resistance of the n-type contact layer for both the HBTs and the photodiodes.
- the n-layer of the photodiode should consist of a highly-doped wide bandgap material, such as InP and indium aluminum arsenide (InAlAs), along with a thin and highly-doped low bandgap material, such as InGaAs.
- a wide bandgap material produces a photo-transparent layer for a given photonic energy, while maintaining the sheet resistance a reasonable, low value.
- the use of a highly-doped material as required for the n-type layer minimizes the current blocking effect for lower part of the PINIP PD (layers I 2 and P 2 ).
- P 1 has an anti-reflection (AR) coating to increase the amount of light passing through the PD.
- AR anti-reflection
- a second embodiment of structure 100 is shown in FIG. 2 as a structure 200 that includes an NPN SHBT 210 and a PINIP PD 220 having layer definitions (materials, types, doping and thicknesses) as listed in Table I.
- HBT 210 and photodiode 220 are formed from a common stack of sequential semiconductor layers 203 , indicated as layers 203 -a to 203 - 1 on a substrate 201 , as well as several pads 211 , 213 , 215 , 221 , 223 , and 225 and a metal interconnect 227 .
- Several of the layers 203 are also labeled to indicate their function in the resulting structures, as in FIG. 1.
- the layer definitions of structure 200 are exemplary layers for a stack that is lattice-matched to an InP substrate 201 having an InP/InGaAs HBT 210 monolithically integrated with a p-i-n-i-p photodetector 220 , and are not meant to limit the scope of the invention.
- the formation of this, and all stacks, of the present invention can be fabricated by readily available epitaxial equipments such as MBE and MOCVD.
- the layers of structure 200 include (from bottom to top) a heavily-doped p-InGaAs for p-type contact 203 -a of the lower stack of PIN diode 220 , an i-InP layer for etch stop 203 -b, an i-InGaAs absorption layer 203 -c, and an n-type InP 203 -d. Layers 203 -e to 203 -h form the remainder of photodiode 220 and HBT 210 .
- These layers consist of an n+-InGaAs HBT subcollector and an n-type photodiode layer 203 -e, an InP etch stop layer 203 -f, an InGaAs HBT collector and an i-type photodiode layer 203 -g, and a carbon-doped, p+-InGaAs base with doping level over 10 19 cm ⁇ 3 and p-type photodiode layer 203 -h.
- the uppermost layers 203 -i to 203 -l form the remaining upper portion of HBT 210 , with DESL layers 203 -i and 203 -j, an n-type InP emitter layer 203 -k, and an InGaAs cap layer 203 -l.
- HBT 210 is formed from layers 203 -e to 203 -l, with layer 203 -e forming the subcollector, layer 203 -f forming a etch stop, layer 203 -g forming the collector, layer 203 -h forming the base, layers 203 -i and 203 -j forming a dual etch stop emitter ledge (DESL), layer 203 -k forming the emitter, and layer 203 -l forming the cap.
- DSL dual etch stop emitter ledge
- HBT 210 includes pads 211 , 213 , and 215 to provide external connections to the HBT, with pad 211 on top of cap 203 -l, pad 213 on top of base B (layer 203 -l ), and pad 2153 on top of subcollector SC (layer 203 -e).
- PINIP PD 220 is formed from layers 203 -a to 203 -h, with layer 203 -a forming the second p-type layer P 2 , layers 203 -b and 203 -c forming the second i-type layer I 2 , layers 203 -d and 203 -e forming the n-type layer N, layers 203 -f and 203 -g forming the first i-type layer I 1 , and layer 203 -h forming the first p-type layer P 1 .
- photodiode 220 includes a pair of pads 221 on layer P 1 and a pair of pads 225 on layer P 2 , and interconnect 227 between one of each of the pair of pads 221 and 225 to electrically connect the two p-type layers, and the other of the pair of pads 221 and 225 , as well as pad 223 to provide external electrical connections to the p-type and n-type layers, respectively.
- substrate 201 can include a multitude of structures 210 and 220 , as well as other optical, electronic, or optoelectronic devices that are wired through combinations of conducting and insulating layers or vias to form a functional OEIC.
- the structure 200 thus provides for the formation of a photodiode having two photodiode junctions (the P 1 -I 1 -N and N-I 2 -P 2 layers of PINIP PD 220 ) alongside HBT 210 , with sequential layers 203 -a to 203 -h used for forming photodiode 220 , and sequential layers 203 -e to 203 -l used for forming HBT 210 .
- HBT 130 unlike prior art HBT/p-i-n photodiode structures, includes layers 203 -a to 203 -d between HBT 210 and substrate 201 that are not functionally required for the HBT, but that allow photodiode 220 and HBT 210 to be formed from the layers 203 , while providing an additional photodiode interface to increase the photoresponsivity of the photodetector.
- the lower-stack PIN photodiode (layers 203 -a to 203 -e) of photodiode 220 shares n-type region, layer 107 , with HBT 210 .
- the p-type contacts of both top and bottom photodetectors (layers 203 -a and 203 -h) are connected through a metal interconnection layer 227 to pads 221 and 225 connected to layers 203 -h and 203 -a, respectively, forming a parallel-connected PIN diode.
- the choice of materials, doping and thickness are selected to optimize the operation of photodiode 220 and HBT 210 to produce uniform PIN/HBT device performance for 1.55 ⁇ m-wavelength absorption.
- structure 200 has a photodiode n-layer consisting of a highly-doped wide bandgap material 203 -d, such as InP, along with a thin and highly-doped low bandgap material, such as InGaAs layer 203 -e.
- a photodiode n-layer consisting of a highly-doped wide bandgap material 203 -d, such as InP, along with a thin and highly-doped low bandgap material, such as InGaAs layer 203 -e.
- HBT 210 is expected to have an f T greater than 160 GHz and a f max of greater than 220 GHz. When combined with photodiode 220 , it is expected to produce a device having a photo-responsivity of greater than 0.5A(W with a 3 dB optical-to-electrical bandwidth around 40 GHz for photodetectors with 10 ⁇ m-diameter optical illumination window.
- While structure 200 has been described using InGaAs and InP layers, the invention is not so limited, and many alternative embodiments are within the scope of the present invention.
- Materials for fabricating the inventive structures include emitter and collector layers such as InP, ternary compounds, such as InGaAs and InAlAs, or quaternary compound semiconductors including aluminum gallium indium arsenide (AlGaInAs), gallium indium arsenide phosphide (GaInAsP), and gallium indium arsenide antimonide (GaInAsSb).
- the base layer is not limited to InGaAs.
- Antimony-based-materials such as gallium arsenide antimonide (GaAsSb) can be used as well.
- GaAsSb gallium arsenide antimonide
- the use of strained or metamorphic layers on all material systems can also be applied to the inventive structure. Examples of alternative embodiments for structure 200 are presented in Table II. TABLE II Alternative Layer Definitions for a the Second Embodiment Integrated PIN/HBT Structure, where PD is Photodiode; UID is Unintentionally Doped; S.I. is Semi-insulating; and + is Heavily Doped. Layer Definition Doping (cm ⁇ 3 ) Thickness ( ⁇ ) Layer No.
- FIGS. 3A-3M One sequence of processing steps for producing structure 200 will now be presented in FIGS. 3A-3M.
- the constituent materials can be lattice-matched, strained, or metamorphically grown on semiconductor substrates.
- an exemplary layer structure described in Table I the previous section to illustrate the fabrication process. Due to the flexibility in epitaxial material growth, the fabrication processing sequences can be varied for certain material systems. However, the process steps proposed herein is representative and can thus be used as a guideline to the process development.
- Wet-etching HBT techniques can be utilized in the device fabrication, as can combined dry-etching such as RIE or ICP etching of either GaAs- or InP-based HBTs. Highly selective etch-stop layers are inserted when appropriate to ensure device performance uniformity.
- the detailed device-level processing steps are described as follows.
- the layers used to form structure 200 are shown in FIG. 3A.
- the HBT processing steps are known in the prior art and well-established.
- the emitter contact 211 is first deposited using thermal or e-gun evaporation in a vacuum system as shown in FIG. 3B.
- the emitter layers 203 -l to 203 -k are then etched using a selective etching solution to obtain the structure of FIG. 3C
- the selective etching of InGaAs over InP is achieved by using citric-acid or sulfuric acid. (H 2 SO 4 )-based solutions; the selective etching of InP over InGaAs is achieved using hydrochloric-acid (HCl)-based etching solutions.
- the selective etching solutions can be found in many publications and are well-documented.
- FIG. 3D This structure can facilitate either alloy-through or DESL processes.
- the etching will stop automatically at the InP etch-stop layer 203 -f, as shown in FIG. 3F.
- the InP etch-stop layer 203 -f provides a well-controlled etching depth and hence improves the device performance uniformity.
- the etch-stop InP layer 203 -f is then removed using HCl-based solutions (FIG. 3G).
- the collector metal contact pads 215 are then applied on collector layer and metal contact pads 223 are applied to the photodetector n-type layer (FIG. 3H).
- the remaining step are used to fabricate the second PIN diode (layers 203 -a to 203 -d).
- the sub-collector layer 203 -e and the second intrinsic InGaAs absorption layers 203 -d and 203 -c are removed by wet-etching.
- the etching is again controlled by selective-etching solutions (FIGS. 3I-3K).
- the devices are then isolated by etching the epi-layers down to the InP substrate 201 (FIG. 3L).
- a metal contact pad 225 is evaporated or sputtered onto the p-contact layer (FIG. 3M).
- both p-layers ( 203 -h and 203 -a) are connected with metal interconnect 227 , resulting in the structure of FIG. 2.
- the interconnecting metal for the PIN diodes can be carried out in the Metal1 layer of circuit fabrication. Therefore, no additional fabrication steps are required for the fabrication of optoelectronic integration circuits.
- the performance of the vertically integrated photodiode/HBT structure is further improved by increasing the light path through the photodiode.
- light that is vertically directed through photodiode 220 passes through two photodiode junctions, the upper photodiode formed from the layers P 1 -I 1 -N, and the second photodiode formed by the layers N-I 2 -P 2 , and then is absorbed by substrate 201 .
- Neglecting light reflected from the upper surface of the photodiode, the photon absorption in a photodiode can be expressed as:
- I incident is the input light energy density
- I absorption is the absorbed photon energy density
- ⁇ is the absorption coefficient of the photodiode, which depends on the photodiode material and wavelength of the absorbed light
- d is the interaction length of a photon traveling in absorption materials.
- d is the interaction length through the single photodiode junction
- d is the interaction length through the pair of photodiode junctions.
- the corresponding photocurrent J ph is proportional to quantum efficiency ⁇ and the absorbed light energy for the ideal case, i.e. J p ⁇ ⁇ h ⁇ ⁇ I absorption hv .
- a reflector is not limited to the structures previously described, but includes, for example, either PIN or PINIP PDs, and HBTs that may be either InP-based or GaAs-based SHBTs or DHBTs.
- DBR distributed Bragg reflector
- a carefully designed DBR is a high-reflectivity mirror that reflects the once-absorbed light back through the photodiode. As explained below, this provides for the double pass of vertically incident light, which greatly increases the output of the photodetector.
- FIG. 4 shows a schematic of a third embodiment structure 400 having a bipolar transistor 410 and a PD 420 on a DBR 430 stack, which in turn is on top of substrate 201 .
- the layer definition of DBR 430 on substrate 201 is presented in Table II.
- DBR 430 forms a superlattice of alternating well layers 431 and barrier layers 433 .
- the thickness and the number of layers 431 and 433 should vary with the change in HBT layer thickness and the required reflectivity ⁇ .
- the theoretical calculation of reflectivity of a DBR stack is well-know, and can be found, for example, in S. L. Chuang, “Physics of Optoelectronic Devices,” 2 nd Ed., Wiley, N.Y. (1995).
- Well layer 431 is formed from InGaAs/InP, though all III-V alloys that can be applied on substrate 201 can be used. Layers 431 and 433 contain unintentionally doped material, nominally at 10 16 /cm 3 , though the actual doping level can be from 10 13 /cm 3 to 10 18 /cm 3 . Well layer 431 has a nominal thickness of 200 ⁇ and barrier layer 433 has a nominal thickness of 200 ⁇ , and each layer has a thickness range of from 10 to 500 ⁇ . TABLE III A DBR Stack Embodiment, where PD is Photodiode; UID is Unintentionally Doped; and S.I. is Semi-insulating.
- the constituent material systems for DBR 430 include, but are not limited to, an InP/InGaAs superlattice compatible for fabrication with InP-based devices. They can be any combination of superlattice (SL) or multi-quantum wells (MQWs) among the following material systems in which lattice-matched or strained can be formed: InAlAs/InGaAs, InAlGaAs/InGaAs, InAlGaAs/InAlGaAs, InGaAsP/InGaAs, or InGaAsP/InGaAsP SLs and MQWs.
- the material systems for GaAs-based and metamorphic MQWs and superlattices can be any combinations that are possible to be grown on given substrates.
- Structure 400 is preferably lattice-matched to either an InP or a GaAs substrate. Alternatively, strained or metamorphic layers can be used to support structure 400 .
- Bipolar transistor 410 includes InP-based and GaAs-based SHBTs, including but not limited to double-etch-stop ledged or non-ledged, and/or alloy-through or non-alloy-through structures in the emitter-base junction.
- the base-collector junction of transistor 410 is preferably a SHBT.
- transistor 410 is a DHBT that utilizes the DHBT collector region as a photon absorption layer in PD 420 .
- structure 400 to increase the PD output is evident from a consideration of the light converted into electrons in the structure, particularly in comparison with structure 100 . Incident and reflected light is shown respectively entering and leaving photodiode 420 , with a fraction ⁇ reflecting off of DBR 420 . In general, DBR 420 has a reflectivity ⁇ less than 1.
- the double-pass photodetector responsivity is increased by a factor of exp ( ⁇ d) in comparison with a single-pass photodetectors without any compromise in device RF performance.
- the top portion of photodiode 420 has an anti-reflection (AR) coating, and the reflectivity of DBR 430 should be considered in the design of the AR coating thickness.
- a value of ⁇ of from 0.7 to 1.0 will effectively increase the responsivity of photodiode 420 .
- a fourth embodiment of a double-pass PI/HBT structure 400 is shown as structure 400 ′ in FIG. 5.
- Structure 400 ′ has an HBT 210 and a photodiode 220 , as described previously, over a DBR 430 which is on top of substrate 201 .
- Table m includes definitions of layers 431 and 433 . Preferably, there are from 10 to 100 pairs of layers, with 50 pairs of layers being a nominal value, and with the number chosen to obtain a particular value of ⁇ .
- Structure 400 ′ can be fabricated from a stack 600 on a substrate 201 , as shown in FIG. 6.
- Stack 600 includes DBR stack 430 on top of substrate 201 , and stack 203 on top of the DBR stack.
- the processing of stack 600 to form structure 400 ′ follows the processing of stack 230 as described above with reference to FIG. 3, with the stack 430 removed along with layer 203 -a.
- FIG. 7 is a sectional view of a fifth embodiment semiconductor structure 400 ′′ having a SHBT 210 , a p-i-n photodiode 720 and DBR structure 430 between the SHBT/photodiode and substrate 201 , with layers 800 defined in Table IV.
- SHBT 210 has be described previously, and is formed from layers 203 -d to 203 -l , as previously described.
- Photodiode 720 is formed from the upper layers of p-i-n-i-p photodiode 220 —that is layers 203 -d to 203 -h.
- Layers 203 -d to 203 -l forming SHBT 210 and photodiode 720 are on top of a DBR stack 430 of 50 well/barrier layers ( 431 and 433 , respectively).
- DBR stack 430 of 50 well/barrier layers ( 431 and 433 , respectively).
- FIGS. 8A-8F are sectional views of one processing embodiment for manufacturing the semiconductor structure of FIG. 7.
- the starting layers are shown in FIG. 8A.
- An emitter contact 221 is first deposited on HBT cap layer 203 -l using thermal or e-gun evaporation in a vacuum system (FIG. 8B).
- the emitter layers are then etched to layer 203 -h using a selective etching solution (FIG. 8C).
- the selective etching is preferred for better device uniformity control.
- the selective etching solutions can be found in many publications and are well-documented.
- self-aligned base contact pads 213 and p-type pads 221 are applied (FIG. 8D).
- the base and collector etch is applied to layer 203 -e (FIG. 8E).
- the collector metal contact pads 215 are then applied on collector layer and metal contact pads 223 are applied to the photodetector n-type layer (FIG. 8F).
- the sub-collector as well as the DBR layers is removed using either wet-etching or dry etching such as ICP or RIE to isolate the devices from electrically shorting and forming the structure of FIG. 7.
- FIG. 9 is a sectional view of a sixth embodiment semiconductor 400 ′′′ having a DHBT 910 , a p-i-n photodiode 920 and DBR structure 430 between the SHBT/photodiode.
Abstract
The speed at which optical networking devices operate is increased with the present invention with integrated circuits that provide both optical and electronic functions. The present invention provides highly integrated p-i-n or p-i-n-i-p photodetectors and heterojunction bipolar transistors for amplifying photodetector signals formed from a single semiconductor layer stack. The techniques are applicable for the integration of all InP-based and GaAs-based single-heterojunction bipolar transistors and double-heterojunction bipolar transistors. The photodetectors and transistors are formed from common layers, allowing them to be manufactured simultaneously during a processing of the stack. Integrating these components on a single circuit has the potential to greatly increase the speed (in excess of 40 Gb/s) and to decrease the cost of high-speed networking components through the development of compact optical circuits for optical networking. The present invention also includes the inclusion of a reflecting stack of semiconductor layers below the photodetector to increase the responsivity of the detector.
Description
- The present invention relates to optoelectronic devices and, in particular, to the integration of photodetectors and transistors integrated on a substrate.
- The speed at which optical networking devices operate can be increased by using integrated circuits that provide both optical and electronic functions. Optoelectronic integrated circuits (OEICs), in particular, combine photodetectors, which convert optical to electronic signals, with transistors, used to electronically amplifying the detector signals, on a single substrate. Integrating these components on a substrate circuit has the potential to greatly increase the speed (in excess of 40 Gb/s) and to decrease the cost of high-speed networking components through the development of compact optical circuits for optical networking.
- One technique for developing components that allow for OEICs is the integration of p-i-n photodiodes (PIN-PDs) with single heterojunction bipolar transistors (single HBT, or SHBT), referred to herein as “PIN/HBT integration.” HBTs have proven large-scale integration capability and also have the potential for use as optical transceiver modules with signal processing front ends such as multiplexer, de-multiplexer, and clock-and-data-recovery circuits. PIN/HBT integration is based on structural similarities of certain PIN-PDs and SHBTs that allow these components to be fabricated from a single stack of semiconductor layers. In particular, it is known that a stack of semiconductor layers can be used to form both the base and collector of a SHBT and a PIN-PD. For example, one prior art circuit is based on a separate PIN-PD structure grown on the bottom of a HBT structure which includes a SHBT and a double HBT (DHBT) on top of the PIN-PD structure. While this allows for integration of photodiodes and transistors, this approach suffers from several drawbacks that limit the application of such devices to high-speed applications, such as the inability to produce photodiodes with high responsivity to light and transistors that operate at high speed when the devices are formed from the same semiconductor layers.
- Other techniques have also been developed or proposed based on the etching and regrowth of structures. One prior art device uses an epitaxial PIN-PD on top of a SHBT that is located on a partially recessed indium phosphate (InP) substrate, and another has a PIN-PD that is grown on a recessed InP substrate with subsequent HBT layers grown after the removal of layers of the PIN-PD outside of the recess, for circuit planarization purposes. While these structures achieve monolithic integration of a high responsivity PIN-PD with a high-speed SHBT, manufacturability is a major concern since the regrowth technique is currently incompatible with common-practice fabrication processes, and hence is not economical.
- Another technique for developing components that are compatible with OEICs is the integration of PIN-PDs with high electron mobility transistors (HEMTs) or Pseudomorphic HEMTs. One limitation of this approach is that HMET manufacturing techniques are appropriate for circuits having only a small amount of circuit integration. Another limitation of this approach is that HEMTs have limited speeds that result from noise levels that increase for bit rates greater than 2 Gb/s.
- It is also desirable to increase the speed and sensitivity of the PDs in OEICs. The sensitivity of photon detection can be increased by increasing the absorption layer thickness of the PD. High-speed responsivity is limited by the transit time of the photo-generated current due to the relatively long interaction length. Many solutions have been proposed to increase the photoresponsivity while maintaining low photocurrent transit time and reasonable RC time constant. One proposed solution is to provide a waveguide photodetector. However, due to the difficulty of these light coupling schemes and the inability to produce them with monolithic integration, only discrete devices are available to date. For monolithic integration of OEICs, surface-normal photodetectors appear to be the only viable solution in the prior art. This configuration greatly limits the ability to couple light into the photodetector.
- In summary, prior art techniques for integrating components in an OEIC are either too slow for high-speed use, are not amenable for use with high levels of integration, or use manufacturing techniques that are expensive or are not standard semiconductor manufacturing techniques.
- What is needed is a semiconductor structure that allows for the fabrication of high-speed transistors and high responsivity photodiodes using techniques that are both economical and compatible with common fabrication techniques. Such a structure should be based on semiconductor layers and fabrication techniques that are commonly used, allowing for the production of advanced integrated circuits with a minimal amount of extra effort and expense. The resulting circuit should be based on the monolithic integration of both high-sensitivity photo-detector and high-speed, high linearity HBTs that can be used for circuits operating at 40 Gb/s or greater.
- The present invention solves the above-identified problems of known OEICs by providing photodiode and transistor structures that can be fabricated using prior art semiconductor fabrication techniques from a single stack of semiconductor layers on a substrate, resulting in high-speed, linear HBTs and high-sensitivity photodetectors in a single integrated circuit
- It is one aspect of the present invention to provide a structure for forming integrated HBTs and PDs using a common stack of semiconductor layers for operation of OEICs at speeds of 40 Gb/s or greater.
- It is another aspect of the present invention to provide a structure for forming integrated HBTs and PDs using a common stack of semiconductor layers. It is another aspect of the present invention that the structure allows for the integration of all InP-based and GaAs-based SHBTs and DHBT.
- It is yet another aspect of the present invention to provide a structure for forming integrated HBTs and PDs that facilitate wet-etching HBT fabrication processes using current selective etching techniques, and possibly combined dry-etching such as reactive-ion-etching RIE) or inductively-coupled-plasma (ICP) etching techniques in both GaAs- and InP-based HBTs.
- It is an aspect of the present invention to provide a structure for forming integrated HBTs and PDs that can be manufactured on lattice-matched to InP substrates or on strained layers compatible with InP-based and GaAs-based semiconductors.
- It is one aspect of the present invention to provide integrated optoelectronic components formed from a plurality of adjacent layers including sequential first, second and third layers on a substrate. The components include at least one single-heterojunction bipolar transistor formed from an emitter layer and from the first, second and third layers, where the first layer forms a transistor base, the second layer forms a transistor collector, and the third layer forms a transistor subcollector. The components also include at least one p-i-n-i-p photodiode formed from the first, second and third layers, where the first layer forms a photodiode p-type layer, where the second layer forms a photodiode i-type layer, and the third layer forms a photodiode n-type layer.
- It is one aspect of the present invention to provide integrated optoelectronic components formed from a plurality of adjacent layers including sequential first, second and third layers on a substrate. The components include at least one p-i-n-i-p photodiode formed from the plurality of layers and at least one single-heterojunction bipolar transistor formed from the plurality of layers, and includes adjacent p-type, i-type, and n-type layers of said at least one p-i-n-i-p photodiode.
- It is another aspect of the present invention to provide integrated optoelectronic circuit components formed from a plurality of layers on a substrate. The components include a first group of the plurality of layers forming a reflector, a second group of the plurality of layers on said first group and forming at least one bipolar heterojunction transistor, and a third group of the plurality of layers on said first group and forming at least one photodiode. The reflector is positioned to double-pass light through said at least one photodiode by reflecting light transmitted through the at least one photodiode back through said photodiode.
- A further understanding of the invention can be had from the detailed discussion of the specific embodiment below. For purposes of clarity, this discussion refers to devices, methods, and concepts in terms of specific examples. However, the method of the present invention may be used to connect a wide variety of types of devices. It is therefore intended that the invention not be limited by the discussion of specific embodiments.
- The foregoing aspects and the attendant advantages of the present invention will become more readily appreciated by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:
- FIG. 1 is a sectional view illustrating a first embodiment semiconductor structure of the present invention;
- FIG. 2 is a sectional view of a second embodiment semiconductor structure having a SHBT and a p-i-n-i-p photodiode;
- FIGS. 3A-3M are sectional views of one method for manufacturing the semiconductor structure of FIG. 2;
- FIG. 4 is a sectional view of a third embodiment structure having both a bipolar transistor and photodiode on top of a DBR structure;
- FIG. 5 is a sectional view of a fourth embodiment semiconductor having both a SHBT and a p-i-n-i-p photodiode on top of a DBR structure;
- FIG. 6 is a sectional view of a semiconductor layer stack for producing the structure of FIG. 5;
- FIG. 7 is a sectional view of a fifth embodiment semiconductor having a SHBT, a p-i-n photodiode and a DBR structure between the SHBT/photodiode;
- FIGS. 8A-8F are sectional views of one method for manufacturing the semiconductor structure of FIG. 7; and.
- FIG. 9 is a sectional view of a sixth embodiment semiconductor having a DHBT, a p-i-n photodiode and a DBR structure between the SHBT/photodiode.
- Reference symbols are used in the Figures to indicate certain components, aspects or features shown therein, with reference symbols common to more than one Figure indicating like components, aspects or features shown therein.
- The present invention is directed to structures that include a photodiode and a heterojunction bipolar transistor formed from a stack of semiconductor layers, where the individual layers of the stack can be produced in the same growth run. The resulting structures result in components (transistors and photodiodes) that can then be integrated on the substrate to fabricate an OEIC. In general, the inventive structures can be used to produce OEICs using any bipolar transistor structure that is compatible for growth on indium phosphate substrates, or on strained substrates on which InP-based and GaAs-based semiconductors can be fabricated. More specifically, the inventive structures include a plurality of semiconductor layers on a substrate, out of which PDs and HBTs can be fabricated from some common layers. These structures use part of the HBT structure as a PD to increase the photo-responsivity without impairing the high-frequency performance of the PD, the HBT, or the circuits fabricated with these components.
- To facilitate the description of the present invention, the invention is described below in terms of specific photodiode and transistor structures that have high-speed and high-responsivity. A schematic of a first embodiment of the present invention is shown in FIG. 1 as
structure 100.Structure 100 includes asubstrate 101 having a SHBT 110 and aphotodiode 120. Both theSHBT 110 and-photodiode 120 are formed from a common stack of a plurality ofsemiconductor layers 103,contact pads 105 and interconnects 107. More specifically,SHBT 110 is an NPN SHBT structure having an emitter E, a base B, a collector C, and a subcollector SC.Photodiode 120 is a p-i-n-i-p photodiode (PINIP PD) with the n-type, i-type, and p-type layers indicated sequentially in FIG. 1 as a first p-type layer P1, a first i-type layer I1, an n-type layer N, a second i-type layer I2, and a second p-type layer P2. Also shown in FIG. 1 is dashed arrow representing a light beam impinging on thevertical photodiode 120. The PDs of the present invention are vertically oriented, allowing them to accept light in a direction toward the substrate. In general, the PDs can detect light that is not parallel to the substrate surface, though it is preferable that the light is normal to the substrate and that it approaches the substrate from above.Structure 100, and all of the structures described herein, may includes other layers, such as the thin etch stop layer ES, that aid the manufacturing of components fromlayers 103 but that do not appreciably alter the optical or electronic operation of the components. - The junction of base B and collector C of
SHBT 110 are formed from the same layers as a p-type and i-type layer (P1 and I1, respectively) ofphotodiode 120, and thus a portion of the PD structure is included in the layers of the SHBT. Additionally, and in contrast with structures of the prior art,structure 100 includes an additional photodiode formed by the layers I2 and P2 that are located between theparticular layers 103 that formSHBT 110 andsubstrate 101.Structure 100 thus consists of an additional photodiode junction, formed by the junction of the layers N, I2 and P2 and electrically interconnected withmetal interconnect 107 to form a parallel-connected PIN diode.Structure 100 allows incident light to pass through two photodiode junctions (P1-I1-N and N-I2-P2), greatly increasing the photoresponsivity of thephotodiode 120. In addition, the photodiode junction layers forming layers N-I2-P2 are belowSHBT 110, and are not electrically used in the SHBT and do note affect the performance of the bipolar transistor. In summary, the advantages ofstructure 100 include 1) enhanced photodetector responsivity due to a longer optical absorption pass, with no compromise in the HBT performance, and 3) only a slightly more complicated fabrication procedure over more conventional HBT fabrication processes. -
Structure 100 is configured for detecting light of a wavelength of about 1.55 μm, as in proposed applications of OEICs, through the use of an InP/Indium gallium arsenide (InGaAs) PNIP PD. Specifically, the InP/InGaAs layers are lattice-matched to InP and have absorption layers I1 and I2 for absorption at 1.55 μm. In the p-i-n-i-p photodiode structure, special care must be taken in the n-layer of a photodiode to reduce the futile photon absorption through majority carrier relaxation while maintaining a low sheet resistance of the n-type contact layer for both the HBTs and the photodiodes. The n-layer of the photodiode should consist of a highly-doped wide bandgap material, such as InP and indium aluminum arsenide (InAlAs), along with a thin and highly-doped low bandgap material, such as InGaAs. The incorporation of a wide bandgap material produces a photo-transparent layer for a given photonic energy, while maintaining the sheet resistance a reasonable, low value. The use of a highly-doped material as required for the n-type layer minimizes the current blocking effect for lower part of the PINIP PD (layers I2 and P2). Preferably, P1 has an anti-reflection (AR) coating to increase the amount of light passing through the PD. - A second embodiment of
structure 100 is shown in FIG. 2 as astructure 200 that includes anNPN SHBT 210 and aPINIP PD 220 having layer definitions (materials, types, doping and thicknesses) as listed inTable I. HBT 210 andphotodiode 220 are formed from a common stack of sequential semiconductor layers 203, indicated as layers 203-a to 203-1 on asubstrate 201, as well asseveral pads metal interconnect 227. Several of thelayers 203 are also labeled to indicate their function in the resulting structures, as in FIG. 1. The layer definitions ofstructure 200 are exemplary layers for a stack that is lattice-matched to anInP substrate 201 having an InP/InGaAs HBT 210 monolithically integrated with ap-i-n-i-p photodetector 220, and are not meant to limit the scope of the invention. The formation of this, and all stacks, of the present invention can be fabricated by readily available epitaxial equipments such as MBE and MOCVD.TABLE I Exemplary Layer Definitions for the Second Embodiment Integrated PIN/HBT Structure, where PD is Photodiode; UID is Unintentionally Doped; S.I. is Semi-insulating; and + is Heavily Doped. Layer Definition Doping Thickness Layer No. HBT PD Material Type (cm−3) (Å) 203-l Cap — InGaAs N+ 1019 1500 203-k Emitter — InP N 1018 400 203-j DESL — InGaAs N 5 × 1017 50 203-i — InP N 1017 300 203-h Base P1 InGaAs P+ 4 × 1019 500 203-g Collector I1 InGaAs UID 1016 3000 203-f Etch Stop I1 InP UID 1016 200 203-e Subcollector N InGaAs N+ 1019 1000 203-d — N InP N+ 5 × 1018 2000 203-c — I2 InGaAs UID 1016 5000 203-b — I2 InP UID 1016 200 203-a — P2 InGaAs P+ 4 × 1019 1000 201 Substrate InP S.I. - The layers of
structure 200 include (from bottom to top) a heavily-doped p-InGaAs for p-type contact 203-a of the lower stack ofPIN diode 220, an i-InP layer for etch stop 203-b, an i-InGaAs absorption layer 203-c, and an n-type InP 203-d. Layers 203-e to 203-h form the remainder ofphotodiode 220 andHBT 210. These layers consist of an n+-InGaAs HBT subcollector and an n-type photodiode layer 203-e, an InP etch stop layer 203-f, an InGaAs HBT collector and an i-type photodiode layer 203-g, and a carbon-doped, p+-InGaAs base with doping level over 1019 cm −3 and p-type photodiode layer 203-h. The uppermost layers 203-i to 203-l form the remaining upper portion ofHBT 210, with DESL layers 203-i and 203-j, an n-type InP emitter layer 203-k, and an InGaAs cap layer 203-l. - Thus
HBT 210 is formed from layers 203-e to 203-l, with layer 203-e forming the subcollector, layer 203-f forming a etch stop, layer 203-g forming the collector, layer 203-h forming the base, layers 203-i and 203-j forming a dual etch stop emitter ledge (DESL), layer 203-k forming the emitter, and layer 203-l forming the cap. In addition to layers 203-e to 203-l,HBT 210 includespads pad 211 on top of cap 203-l, pad 213 on top of base B (layer 203-l ), and pad 2153 on top of subcollector SC (layer 203-e). -
PINIP PD 220 is formed from layers 203-a to 203-h, with layer 203-a forming the second p-type layer P2, layers 203-b and 203-c forming the second i-type layer I2, layers 203-d and 203-e forming the n-type layer N, layers 203-f and 203-g forming the first i-type layer I1, and layer 203-h forming the first p-type layer P1. In addition to layers 203-a to 203-h,photodiode 220 includes a pair ofpads 221 on layer P1 and a pair ofpads 225 on layer P2, and interconnect 227 between one of each of the pair ofpads pads pad 223 to provide external electrical connections to the p-type and n-type layers, respectively. In general,substrate 201 can include a multitude ofstructures - The
structure 200 thus provides for the formation of a photodiode having two photodiode junctions (the P1-I1-N and N-I2-P2 layers of PINIP PD 220) alongsideHBT 210, with sequential layers 203-a to 203-h used for formingphotodiode 220, and sequential layers 203-e to 203-l used for formingHBT 210. Note that HBT 130, unlike prior art HBT/p-i-n photodiode structures, includes layers 203-a to 203-d betweenHBT 210 andsubstrate 201 that are not functionally required for the HBT, but that allowphotodiode 220 andHBT 210 to be formed from thelayers 203, while providing an additional photodiode interface to increase the photoresponsivity of the photodetector. - The lower-stack PIN photodiode (layers203-a to 203-e) of
photodiode 220 shares n-type region,layer 107, withHBT 210. The p-type contacts of both top and bottom photodetectors (layers 203-a and 203-h) are connected through ametal interconnection layer 227 topads photodiode 220 andHBT 210 to produce uniform PIN/HBT device performance for 1.55 μm-wavelength absorption. As indicated in Table I,structure 200 has a photodiode n-layer consisting of a highly-doped wide bandgap material 203-d, such as InP, along with a thin and highly-doped low bandgap material, such as InGaAs layer 203-e. -
HBT 210 is expected to have an fT greater than 160 GHz and a fmax of greater than 220 GHz. When combined withphotodiode 220, it is expected to produce a device having a photo-responsivity of greater than 0.5A(W with a 3 dB optical-to-electrical bandwidth around 40 GHz for photodetectors with 10 μm-diameter optical illumination window. - While
structure 200 has been described using InGaAs and InP layers, the invention is not so limited, and many alternative embodiments are within the scope of the present invention. Materials for fabricating the inventive structures include emitter and collector layers such as InP, ternary compounds, such as InGaAs and InAlAs, or quaternary compound semiconductors including aluminum gallium indium arsenide (AlGaInAs), gallium indium arsenide phosphide (GaInAsP), and gallium indium arsenide antimonide (GaInAsSb). In addition, the base layer is not limited to InGaAs. Antimony-based-materials such as gallium arsenide antimonide (GaAsSb) can be used as well. The use of strained or metamorphic layers on all material systems can also be applied to the inventive structure. Examples of alternative embodiments forstructure 200 are presented in Table II.TABLE II Alternative Layer Definitions for a the Second Embodiment Integrated PIN/HBT Structure, where PD is Photodiode; UID is Unintentionally Doped; S.I. is Semi-insulating; and + is Heavily Doped. Layer Definition Doping (cm−3) Thickness (Å) Layer No. SHBT PD Materials Type Range (nominal) Range (nominal) 203-l Cap — InGaAs N+ 1018-2 × 1020 500-4500 (1019) (1500) 203-k Emitter — InP N 1016-5 × 1018 1000-5000 InAlAs (1018) (400) InGaAlAs InGaAsP 203-j DESL — InGaAs N 1016-5 × 1018 300-5000 InGaAsP (5 × 1017) (50) 203-i — InP N 1016-5 × 1018 200-5000 InAlAs (1017) (300) InGaAlAs 203-h Base P1 InGaAs P+ 1018-2 × 1020 500-1000 InGaAsP (4 × 1019) (500) 203-g Collector I1 InGaAs UID 1014-1018 2000-15000 GaAsSb (1016) (3000) 203-f Etch Stop I1 InP UID 1014-1018 300-2000 InAlAs (1016) (200) InGaAsP 203-e Subcollector N InGaAs N+ 1017-2 × 1020 100-10000 InAlAs (1019) (1000) InGaAlAs InGaAsP 203-d N InP N+ 1017-2 × 1020 100-10000 InAlAs (5 × 1018) (2000) InGaAlAs InGaAsP 203-c I2 InGaAs UID 1014-1018 100-15000 GaAsSb (1016) (5000) 203-b I2 InP UID 1014-1018 100-2000 InAlAs (1016) (200) InGaAsP 203-a P2 InGaAs P+ 1017-2 × 1020 200-5000 GaAsSb (4 × 1019) (1000) 201 Substrate InP S.I. metamorphic GaAs - Fabrication of the First Embodiment
- One sequence of processing steps for producing
structure 200 will now be presented in FIGS. 3A-3M. The constituent materials can be lattice-matched, strained, or metamorphically grown on semiconductor substrates. As examples, an exemplary layer structure described in Table I the previous section to illustrate the fabrication process. Due to the flexibility in epitaxial material growth, the fabrication processing sequences can be varied for certain material systems. However, the process steps proposed herein is representative and can thus be used as a guideline to the process development. Wet-etching HBT techniques can be utilized in the device fabrication, as can combined dry-etching such as RIE or ICP etching of either GaAs- or InP-based HBTs. Highly selective etch-stop layers are inserted when appropriate to ensure device performance uniformity. The detailed device-level processing steps are described as follows. - The layers used to form
structure 200 are shown in FIG. 3A. The HBT processing steps are known in the prior art and well-established. Theemitter contact 211 is first deposited using thermal or e-gun evaporation in a vacuum system as shown in FIG. 3B. The emitter layers 203-l to 203-k are then etched using a selective etching solution to obtain the structure of FIG. 3C The selective etching of InGaAs over InP is achieved by using citric-acid or sulfuric acid. (H2SO4)-based solutions; the selective etching of InP over InGaAs is achieved using hydrochloric-acid (HCl)-based etching solutions. The selective etching solutions can be found in many publications and are well-documented. - Following the emitter etch, self-aligned
base contact pads 213 and photodiode p-type pads 221 are applied as shown in FIG. 3D. This structure can facilitate either alloy-through or DESL processes. The etching of layers 203-h and 203-g, as shown in FIGS. 3D and 3E, is then preformed by the selective etching of InGaAs using, for example, citric-acid-based etching. The etching will stop automatically at the InP etch-stop layer 203-f, as shown in FIG. 3F. The InP etch-stop layer 203-f provides a well-controlled etching depth and hence improves the device performance uniformity. The etch-stop InP layer 203-f is then removed using HCl-based solutions (FIG. 3G). The collectormetal contact pads 215 are then applied on collector layer andmetal contact pads 223 are applied to the photodetector n-type layer (FIG. 3H). - The remaining step are used to fabricate the second PIN diode (layers203-a to 203-d). The sub-collector layer 203-e and the second intrinsic InGaAs absorption layers 203-d and 203-c are removed by wet-etching. The etching is again controlled by selective-etching solutions (FIGS. 3I-3K). The devices are then isolated by etching the epi-layers down to the InP substrate 201 (FIG. 3L). To complete the lower stack of PIN diode, a
metal contact pad 225 is evaporated or sputtered onto the p-contact layer (FIG. 3M). Finally, both p-layers (203-h and 203-a) are connected withmetal interconnect 227, resulting in the structure of FIG. 2. In practice, the interconnecting metal for the PIN diodes can be carried out in the Metal1 layer of circuit fabrication. Therefore, no additional fabrication steps are required for the fabrication of optoelectronic integration circuits. - Enhanced Performance Photodetector
- The performance of the vertically integrated photodiode/HBT structure is further improved by increasing the light path through the photodiode. As shown in FIG. 3, light that is vertically directed through
photodiode 220 passes through two photodiode junctions, the upper photodiode formed from the layers P1-I1-N, and the second photodiode formed by the layers N-I2-P2, and then is absorbed bysubstrate 201. Neglecting light reflected from the upper surface of the photodiode, the photon absorption in a photodiode can be expressed as: - I absorption =I incident(1−exp (−αd)),
-
- The vertical integration of the base-collector junction as the photodetector for OEIC applications, as in
structures structures - FIG. 4 shows a schematic of a
third embodiment structure 400 having abipolar transistor 410 and aPD 420 on aDBR 430 stack, which in turn is on top ofsubstrate 201. The layer definition ofDBR 430 onsubstrate 201 is presented in Table II.DBR 430 forms a superlattice of alternating well layers 431 and barrier layers 433. The thickness and the number oflayers layer 431 is formed from InGaAs/InP, though all III-V alloys that can be applied onsubstrate 201 can be used.Layers layer 431 has a nominal thickness of 200 Å andbarrier layer 433 has a nominal thickness of 200 Å, and each layer has a thickness range of from 10 to 500 Å.TABLE III A DBR Stack Embodiment, where PD is Photodiode; UID is Unintentionally Doped; and S.I. is Semi-insulating. Layer Definition Doping Range, Thickness Layer cm−3 Range, Å No. Materials Type (nominal) (nominal) photodiode or optically transparent layers 10-100 433 DBR InGaAs/InP UID 1013-1018 10-500 pairs of Superlattice All III-V alloys that (1016) (200) layers 431 Stack Barrier can be applied on a and 433 Layer given substrate (nominally 431 DBR InGaAs/InP UID 1013-1018 10-500 50 pairs) Superlattice All III-V alloys that (1016) (100) Well Layer can be applied on a given substrate 201 Substrate InP S.I. metamorphic GaAs - The constituent material systems for
DBR 430 include, but are not limited to, an InP/InGaAs superlattice compatible for fabrication with InP-based devices. They can be any combination of superlattice (SL) or multi-quantum wells (MQWs) among the following material systems in which lattice-matched or strained can be formed: InAlAs/InGaAs, InAlGaAs/InGaAs, InAlGaAs/InAlGaAs, InGaAsP/InGaAs, or InGaAsP/InGaAsP SLs and MQWs. Similarly, the material systems for GaAs-based and metamorphic MQWs and superlattices can be any combinations that are possible to be grown on given substrates. -
Structure 400 is preferably lattice-matched to either an InP or a GaAs substrate. Alternatively, strained or metamorphic layers can be used to supportstructure 400.Bipolar transistor 410 includes InP-based and GaAs-based SHBTs, including but not limited to double-etch-stop ledged or non-ledged, and/or alloy-through or non-alloy-through structures in the emitter-base junction. The base-collector junction oftransistor 410 is preferably a SHBT. Alternatively,transistor 410 is a DHBT that utilizes the DHBT collector region as a photon absorption layer inPD 420. - The potential of
structure 400 to increase the PD output is evident from a consideration of the light converted into electrons in the structure, particularly in comparison withstructure 100. Incident and reflected light is shown respectively entering and leavingphotodiode 420, with a fraction Γ reflecting off ofDBR 420. In general,DBR 420 has a reflectivity Γ less than 1. Comparing the photo-responsivity of a single pass PD (Rsingle-pass), such asstructure 100, with the photo-responsivity through a double-pass PD (Rdouble-pass), such asstructure 400 for a perfectly reflective DBR (Γ=1) gives: - The double-pass photodetector responsivity is increased by a factor of exp (−αd) in comparison with a single-pass photodetectors without any compromise in device RF performance. Preferably, the top portion of
photodiode 420 has an anti-reflection (AR) coating, and the reflectivity ofDBR 430 should be considered in the design of the AR coating thickness. A value of Γ of from 0.7 to 1.0 will effectively increase the responsivity ofphotodiode 420. - A fourth embodiment of a double-pass PI/
HBT structure 400 is shown asstructure 400′ in FIG. 5.Structure 400′ has anHBT 210 and aphotodiode 220, as described previously, over aDBR 430 which is on top ofsubstrate 201. Table m includes definitions oflayers Structure 400′ can be fabricated from astack 600 on asubstrate 201, as shown in FIG. 6.Stack 600 includesDBR stack 430 on top ofsubstrate 201, and stack 203 on top of the DBR stack. The processing ofstack 600 to formstructure 400′ follows the processing of stack 230 as described above with reference to FIG. 3, with thestack 430 removed along with layer 203-a. - FIG. 7 is a sectional view of a fifth
embodiment semiconductor structure 400″ having aSHBT 210, ap-i-n photodiode 720 andDBR structure 430 between the SHBT/photodiode andsubstrate 201, withlayers 800 defined in Table IV.SHBT 210 has be described previously, and is formed from layers 203-d to 203-l , as previously described.Photodiode 720 is formed from the upper layers ofp-i-n-i-p photodiode 220—that is layers 203-d to 203-h. Layers 203-d to 203-l forming SHBT 210 andphotodiode 720 are on top of aDBR stack 430 of 50 well/barrier layers (431 and 433, respectively).TABLE IV Layer Structure for a Fifth Embodiment integrated PIN/SHBT with the incorporation of DBR, where PD is Photodiode; UID is Unintentionally Doped; S.I. is Semi- insulating; + is Heavily Doped, and DBR is distributed Bragg reflector. Layer Definition Layer No. HBT PD Material Type Doping (cm−3) Thickness (Å) 203-l Cap — InGaAs N+ 1019 1500 203-k Emitter — InP N 1018 400 203-j DESL — InGaAs N 5 × 1017 50 203-i — InP N 1017 300 203-h Base P InGaAs P+ 4 × 1019 500 203-g Collector I InGaAs UID 1016 3000 203-f Etch Stop I InP UID 1016 200 203-e Subcollector N InGaAs N+ 1019 1000 203-d — N InP N+ 5 × 1018 2000 433 DBR Barrier InGaAs/InP UID 1016 200 Superlattice Stack 431 (50 pairs) Well InGaAs/InP UID 1016 100 201 Substrate InP S.I. - FIGS. 8A-8F are sectional views of one processing embodiment for manufacturing the semiconductor structure of FIG. 7. The starting layers are shown in FIG. 8A. An
emitter contact 221 is first deposited on HBT cap layer 203-l using thermal or e-gun evaporation in a vacuum system (FIG. 8B). The emitter layers are then etched to layer 203-h using a selective etching solution (FIG. 8C). The selective etching is preferred for better device uniformity control. The selective etching solutions can be found in many publications and are well-documented. Following the emitter etch, self-alignedbase contact pads 213 and p-type pads 221 are applied (FIG. 8D). The base and collector etch is applied to layer 203-e (FIG. 8E). The collectormetal contact pads 215 are then applied on collector layer andmetal contact pads 223 are applied to the photodetector n-type layer (FIG. 8F). Finally, the sub-collector as well as the DBR layers is removed using either wet-etching or dry etching such as ICP or RIE to isolate the devices from electrically shorting and forming the structure of FIG. 7. - There are a large number of structures amenable to placing a DBR between a PD and the substrate for use in an integrated OEIC. Yet another
structure 400 is shown in FIG. 9 as is a sectional view of asixth embodiment semiconductor 400′″ having aDHBT 910, ap-i-n photodiode 920 andDBR structure 430 between the SHBT/photodiode. - The invention has now been explained with regard to specific embodiments. Variations on these embodiments and other embodiments may be apparent to those of skill in the art. It is therefore intended that the invention not be limited by the discussion of specific embodiments. It is understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.
Claims (32)
1. Integrated optoelectronic circuit components formed from a plurality of adjacent layers including sequential first, second and third layers on a substrate comprising:
at least one single heterojunction bipolar transistor formed from an emitter layer and from said first, second and third layers, where said first layer forms a transistor base, said second layer forms a transistor collector, and said third layer forms a transistor subcollector,
at least one p-i-n-i-p photodiode formed from said first, second and third layers, where said first layer forms a photodiode p-type layer, where said second layer forms a photodiode i-type layer, and said third layer forms a photodiode n-type layer.
2. The integrated optoelectronic circuit components of claim 1 , further comprising:
a reflector formed from a plurality of layers between said at least one p-i-n-i-p photodiode and said substrate.
3. The integrated optoelectronic circuit components of claim 2 , wherein said reflector is a distributed Bragg reflector.
4. The integrated optoelectronic circuit components of claim 1 , wherein said p-i-n-i-p photodiode includes a metal interconnect between both of said p layers of said p-i-n-i-p photodiode.
5. The integrated optoelectronic circuit components of claim 1 , wherein said substrate is an indium phosphide substrate.
6. The integrated optoelectronic circuit components of claim 5 , wherein said single heterojunction bipolar transistor is an indium phosphide-based heterojunction bipolar transistor.
7. The integrated optoelectronic circuit components of claim 5 , wherein the emitter material is InP, InGaAs, InAlAs, AlGaInAs, GaInAsP, or GaInAsSb.
8. The integrated optoelectronic circuit of claim 5 , wherein the collector material is InP, InGaAs, InAlAs, AlGaInAs, GaInAsP, or GaInAsSb.
9. The integrated optoelectronic circuit components of claim 5 , wherein the base material of said heterojunction bipolar transistor is InGaAs or an antimony-based material.
10. The integrated optoelectronic circuit components of claim 7 , wherein said antimony-based material is GaAsSb.
11. The integrated optoelectronic circuit components of claim 1 , wherein said substrate is a gallium arsenide substrate.
12. Integrated optoelectronic circuit components formed from a plurality of layers on a substrate comprising:
at least one p-i-n-i-p photodiode formed from said plurality of layers; and
at least one single heterojunction bipolar transistor formed from said plurality of layers
and including adjacent p, i, and n layers of said at least one p-i-n-i-p photodiode.
13. The integrated optoelectronic circuit components of claim 12 , further comprising:
a reflector formed from a plurality of layers between said at least one p-i-n-i-p photodiode and said substrate.
14. The integrated optoelectronic circuit components of claim 13 , wherein said reflector is a distributed Bragg reflector.
15. The integrated optoelectronic circuit components of claim 12 , wherein said p-i-n-i-p photodiode includes a metal interconnect between both of said p layers of said p-i-n-i-p photodiode.
16. The integrated optoelectronic circuit components of claim 12 , wherein said substrate is an indium phosphide substrate.
17. The integrated optoelectronic circuit components of claim 16 , wherein said single heterojunction bipolar transistor is an indium phosphide-based heterojunction bipolar transistor.
18. The integrated optoelectronic circuit components of claim 16 , wherein the emitter material is InP, InGaAs, InAlAs, AlGaInAs, GaInAsP, or GaInAsSb.
19. The integrated optoelectronic circuit of claim 16 , wherein the collector material is Inp, InGaAs, InAlAs, AlGaInAs, GaInAsP, or GaInAsSb.
20. The integrated optoelectronic circuit components of claim 16 , wherein the base material of said heterojunction bipolar transistor is InGaAs or an antimony-based material.
21. The integrated optoelectronic circuit components of claim 18 , wherein said antimony-based material is GaAsSb.
22. The integrated optoelectronic circuit components of claim 12 , wherein said substrate is a gallium arsenide substrate.
23. Integrated optoelectronic circuit components formed from a plurality of layers on a substrate comprising:
a first group of said plurality of layers forming a reflector,
a second group of said plurality of layers on said first group and forming at least one bipolar transistor, and
a third group of said plurality of layers on said first group and forming at least one photodiode,
where said reflector is positioned to double-pass light through said at least one photodiode by reflecting light transmitted through said at least one photodiode back through said photodiode.
24. The integrated optoelectronic circuit components of claim 23 , wherein said at least one heterojunction bipolar transistor has a base and a collector, and wherein said at least one photodiode has a junction formed by the layers that form the base and the collector of at least one heterojunction bipolar transistor.
25. The integrated optoelectronic circuit components of claim 24 , wherein said at least one heterojunction bipolar transistor is a single heterojunction bipolar transistor.
26. The integrated optoelectronic circuit components of claim 23 , wherein said photodiode is a p-i-n-i-p photodiode.
27. The integrated optoelectronic circuit of claim 25 , wherein said at least one heterojunction bipolar transistor is an InP-based heterojunction bipolar transistor or a GaAs-based heterojunction bipolar transistor.
28. The integrated optoelectronic circuit of claim 24 , wherein said at least one photodiode is a p-i-n-i-p photodiode.
29. The integrated optoelectronic circuit of claim 24 , wherein said at least one photodiode is a p-i-n photodiode.
30. The integrated optoelectronic circuit of claim 23 wherein said reflector is a distributed Bragg reflector.
31. The integrated optoelectronic circuit of claim 30 , wherein said at least one heterojunction bipolar transistor and said at least one photodiode InP based, and wherein said distributed Bragg reflector is an InP/InGaAs superlattice.
32. The integrated optoelectronic circuit of claim 30 , wherein said at least one heterojunction bipolar transistor and said at least one photodiode InP based, and wherein said distributed Bragg reflector is an InP/InGaAs superlattice.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/790,862 US20040173817A1 (en) | 2003-03-04 | 2004-03-03 | Integrated photodetector and heterojunction bipolar transistors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/379,862 US6727530B1 (en) | 2003-03-04 | 2003-03-04 | Integrated photodetector and heterojunction bipolar transistors |
US10/790,862 US20040173817A1 (en) | 2003-03-04 | 2004-03-03 | Integrated photodetector and heterojunction bipolar transistors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/379,862 Continuation US6727530B1 (en) | 2003-03-04 | 2003-03-04 | Integrated photodetector and heterojunction bipolar transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040173817A1 true US20040173817A1 (en) | 2004-09-09 |
Family
ID=32107799
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/379,862 Expired - Fee Related US6727530B1 (en) | 2003-03-04 | 2003-03-04 | Integrated photodetector and heterojunction bipolar transistors |
US10/790,862 Abandoned US20040173817A1 (en) | 2003-03-04 | 2004-03-03 | Integrated photodetector and heterojunction bipolar transistors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/379,862 Expired - Fee Related US6727530B1 (en) | 2003-03-04 | 2003-03-04 | Integrated photodetector and heterojunction bipolar transistors |
Country Status (3)
Country | Link |
---|---|
US (2) | US6727530B1 (en) |
TW (1) | TW200501434A (en) |
WO (1) | WO2004079784A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080230803A1 (en) * | 2007-03-22 | 2008-09-25 | Northrop Grumman Space & Mission Systems Corp. | Integrated Contact Interface Layer |
CN109817701A (en) * | 2018-12-25 | 2019-05-28 | 泉州三安半导体科技有限公司 | A kind of thinning method of heterojunction bipolar transistor emitter structure and emitter |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6806129B1 (en) * | 2003-05-09 | 2004-10-19 | Agilent Technologies, Inc. | Self-aligned process using indium gallium arsenide etching to form reentry feature in heterojunction bipolar transistors |
US7998807B2 (en) * | 2003-08-22 | 2011-08-16 | The Board Of Trustees Of The University Of Illinois | Method for increasing the speed of a light emitting biopolar transistor device |
US7801199B2 (en) * | 2004-06-25 | 2010-09-21 | Finisar Corporation | Vertical cavity surface emitting laser with photodiode having reduced spontaneous emissions |
US7746911B2 (en) * | 2004-06-25 | 2010-06-29 | Finisar Corporation | Geometric optimizations for reducing spontaneous emissions in photodiodes |
KR100948596B1 (en) * | 2007-12-10 | 2010-03-23 | 한국전자통신연구원 | Monolithic photo-detector array integrated with ROIC for laser image signal detection and manufacturing method thereof |
CN101330058B (en) * | 2008-07-31 | 2010-06-02 | 中国电子科技集团公司第十三研究所 | Waveguide optical detector and method for integrating monolithic of hetero-junction bipolar transistor |
KR101252745B1 (en) * | 2009-12-11 | 2013-04-12 | 한국전자통신연구원 | Monolithic microwave integrated circuit device and method for forming the same |
BR112014004118A2 (en) | 2011-09-02 | 2017-06-13 | Quantum Electro Opto Systems Sdn Bhd | optoelectronic circuits and techniques |
US8970126B2 (en) | 2011-10-07 | 2015-03-03 | The Board Of Trustees Of The University Of Illinois | Opto-electronic devices and methods |
US8842706B2 (en) | 2011-10-07 | 2014-09-23 | The Board Of Trustees Of The University Of Illinois | Opto-electronic oscillator and method |
US9159873B2 (en) | 2011-11-14 | 2015-10-13 | Quantum Electro Opto Systems Sdn. Bhd. | High speed optical tilted charge devices and methods |
CN102386269B (en) * | 2011-11-30 | 2013-06-05 | 清华大学 | GaN-based ultraviolet detector with p-i-p-i-n structure and preparation method thereof |
CN104685628A (en) | 2012-08-02 | 2015-06-03 | 量子电镀光学系统有限公司 | Dual mode tilted-charge devices and methods |
WO2014043089A1 (en) | 2012-09-11 | 2014-03-20 | Quantum Electro Opto Systems Sdn. Bhd. | Method and apparatus for optical coupling and opto-electronic conversion |
US8984463B2 (en) | 2012-11-28 | 2015-03-17 | Qualcomm Incorporated | Data transfer across power domains |
US9064077B2 (en) * | 2012-11-28 | 2015-06-23 | Qualcomm Incorporated | 3D floorplanning using 2D and 3D blocks |
US9536840B2 (en) | 2013-02-12 | 2017-01-03 | Qualcomm Incorporated | Three-dimensional (3-D) integrated circuits (3DICS) with graphene shield, and related components and methods |
US9041448B2 (en) | 2013-03-05 | 2015-05-26 | Qualcomm Incorporated | Flip-flops in a monolithic three-dimensional (3D) integrated circuit (IC) (3DIC) and related methods |
US9177890B2 (en) | 2013-03-07 | 2015-11-03 | Qualcomm Incorporated | Monolithic three dimensional integration of semiconductor integrated circuits |
US9171608B2 (en) | 2013-03-15 | 2015-10-27 | Qualcomm Incorporated | Three-dimensional (3D) memory cell separation among 3D integrated circuit (IC) tiers, and related 3D integrated circuits (3DICS), 3DIC processor cores, and methods |
US20160133758A1 (en) * | 2014-05-08 | 2016-05-12 | Triquint Semiconductor, Inc. | Dual stack varactor |
US20150325573A1 (en) | 2014-05-08 | 2015-11-12 | Triquint Semiconductor, Inc. | Dual stack varactor |
US10109623B2 (en) | 2014-05-08 | 2018-10-23 | Qorvo Us, Inc. | Dual-series varactor EPI |
US10553633B2 (en) * | 2014-05-30 | 2020-02-04 | Klaus Y.J. Hsu | Phototransistor with body-strapped base |
CN108417662B (en) * | 2018-05-10 | 2023-06-09 | 广东省半导体产业技术研究院 | Gallium nitride-based radiation detector with signal amplification function and preparation method thereof |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4377723A (en) * | 1980-05-02 | 1983-03-22 | The University Of Delaware | High efficiency thin-film multiple-gap photovoltaic device |
US5342453A (en) * | 1992-11-13 | 1994-08-30 | Midwest Research Institute | Heterojunction solar cell |
US5448080A (en) * | 1993-07-15 | 1995-09-05 | Electronics And Telecommuncations Research Institute | Ultrafast optical switching device having a double-junction multiple quantum well structure |
US5453135A (en) * | 1992-12-28 | 1995-09-26 | Canon Kabushiki Kaisha | Photoelectric conversion device with improved back reflection layer |
US5557117A (en) * | 1993-05-12 | 1996-09-17 | Nippon Telegraph And Telephone Corporation | Heterojunction bipolar transistor and integrated circuit device using the same |
US5682046A (en) * | 1993-08-12 | 1997-10-28 | Fujitsu Limited | Heterojunction bipolar semiconductor device and its manufacturing method |
US5684308A (en) * | 1996-02-15 | 1997-11-04 | Sandia Corporation | CMOS-compatible InP/InGaAs digital photoreceiver |
US5689122A (en) * | 1995-08-14 | 1997-11-18 | Lucent Technologies Inc. | InP/InGaAs monolithic integrated demultiplexer, photodetector, and heterojunction bipolar transistor |
US5978401A (en) * | 1995-10-25 | 1999-11-02 | Honeywell Inc. | Monolithic vertical cavity surface emitting laser and resonant cavity photodetector transceiver |
US6055262A (en) * | 1997-06-11 | 2000-04-25 | Honeywell Inc. | Resonant reflector for improved optoelectronic device performance and enhanced applicability |
US6107151A (en) * | 1997-05-09 | 2000-08-22 | Research Triangle Institute | Heterojunction bipolar transistor and method of manufacturing |
US6111276A (en) * | 1996-09-05 | 2000-08-29 | Astro Power, Inc. | Semiconductor device structures incorporating "buried" mirrors and/or "buried" metal electrodes and a process for their fabrication |
US6242794B1 (en) * | 1998-10-02 | 2001-06-05 | Research Triangle Institute | Self-aligned symmetric intrinsic device |
US6281561B1 (en) * | 1997-08-28 | 2001-08-28 | Forschungszentrum Julich Gmbh | Multicolor-color sensor |
US6300557B1 (en) * | 1998-10-09 | 2001-10-09 | Midwest Research Institute | Low-bandgap double-heterostructure InAsP/GaInAs photovoltaic converters |
US6300650B1 (en) * | 1996-08-30 | 2001-10-09 | Ricoh Company, Ltd. | Optical semiconductor device having a multilayer reflection structure |
US6323480B1 (en) * | 1999-01-28 | 2001-11-27 | Trw Inc. | Resonant photodetector |
US6326649B1 (en) * | 1999-01-13 | 2001-12-04 | Agere Systems, Inc. | Pin photodiode having a wide bandwidth |
-
2003
- 2003-03-04 US US10/379,862 patent/US6727530B1/en not_active Expired - Fee Related
-
2004
- 2004-03-01 TW TW093105305A patent/TW200501434A/en unknown
- 2004-03-01 WO PCT/US2004/006134 patent/WO2004079784A2/en active Application Filing
- 2004-03-03 US US10/790,862 patent/US20040173817A1/en not_active Abandoned
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4377723A (en) * | 1980-05-02 | 1983-03-22 | The University Of Delaware | High efficiency thin-film multiple-gap photovoltaic device |
US5342453A (en) * | 1992-11-13 | 1994-08-30 | Midwest Research Institute | Heterojunction solar cell |
US5453135A (en) * | 1992-12-28 | 1995-09-26 | Canon Kabushiki Kaisha | Photoelectric conversion device with improved back reflection layer |
US5557117A (en) * | 1993-05-12 | 1996-09-17 | Nippon Telegraph And Telephone Corporation | Heterojunction bipolar transistor and integrated circuit device using the same |
US5448080A (en) * | 1993-07-15 | 1995-09-05 | Electronics And Telecommuncations Research Institute | Ultrafast optical switching device having a double-junction multiple quantum well structure |
US5682046A (en) * | 1993-08-12 | 1997-10-28 | Fujitsu Limited | Heterojunction bipolar semiconductor device and its manufacturing method |
US5689122A (en) * | 1995-08-14 | 1997-11-18 | Lucent Technologies Inc. | InP/InGaAs monolithic integrated demultiplexer, photodetector, and heterojunction bipolar transistor |
US5978401A (en) * | 1995-10-25 | 1999-11-02 | Honeywell Inc. | Monolithic vertical cavity surface emitting laser and resonant cavity photodetector transceiver |
US5684308A (en) * | 1996-02-15 | 1997-11-04 | Sandia Corporation | CMOS-compatible InP/InGaAs digital photoreceiver |
US6300650B1 (en) * | 1996-08-30 | 2001-10-09 | Ricoh Company, Ltd. | Optical semiconductor device having a multilayer reflection structure |
US6111276A (en) * | 1996-09-05 | 2000-08-29 | Astro Power, Inc. | Semiconductor device structures incorporating "buried" mirrors and/or "buried" metal electrodes and a process for their fabrication |
US6429463B1 (en) * | 1996-09-05 | 2002-08-06 | Astropower, Inc. | Semiconductor device structures incorporating “buried” mirrors and/or “buried” metal electrodes and a process for their fabrication |
US6107151A (en) * | 1997-05-09 | 2000-08-22 | Research Triangle Institute | Heterojunction bipolar transistor and method of manufacturing |
US6055262A (en) * | 1997-06-11 | 2000-04-25 | Honeywell Inc. | Resonant reflector for improved optoelectronic device performance and enhanced applicability |
US6281561B1 (en) * | 1997-08-28 | 2001-08-28 | Forschungszentrum Julich Gmbh | Multicolor-color sensor |
US6242794B1 (en) * | 1998-10-02 | 2001-06-05 | Research Triangle Institute | Self-aligned symmetric intrinsic device |
US6300557B1 (en) * | 1998-10-09 | 2001-10-09 | Midwest Research Institute | Low-bandgap double-heterostructure InAsP/GaInAs photovoltaic converters |
US6326649B1 (en) * | 1999-01-13 | 2001-12-04 | Agere Systems, Inc. | Pin photodiode having a wide bandwidth |
US6323480B1 (en) * | 1999-01-28 | 2001-11-27 | Trw Inc. | Resonant photodetector |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080230803A1 (en) * | 2007-03-22 | 2008-09-25 | Northrop Grumman Space & Mission Systems Corp. | Integrated Contact Interface Layer |
CN109817701A (en) * | 2018-12-25 | 2019-05-28 | 泉州三安半导体科技有限公司 | A kind of thinning method of heterojunction bipolar transistor emitter structure and emitter |
Also Published As
Publication number | Publication date |
---|---|
WO2004079784A2 (en) | 2004-09-16 |
US6727530B1 (en) | 2004-04-27 |
WO2004079784A3 (en) | 2005-07-14 |
TW200501434A (en) | 2005-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6727530B1 (en) | Integrated photodetector and heterojunction bipolar transistors | |
US5535231A (en) | Optoelectronic circuit including heterojunction bipolar transistor laser and photodetector | |
US7471855B2 (en) | Monlithically coupled waveguide and phototransistor | |
US7151307B2 (en) | Integrated semiconductor circuits on photo-active Germanium substrates | |
US6104047A (en) | Avalanche photodiode with thin built-in depletion region | |
Watanabe et al. | High-speed and low-dark-current flip-chip InAlAs/InAlGaAs quaternary well superlattice APDs with 120 GHz gain-bandwidth product | |
US6740908B1 (en) | Extended drift heterostructure photodiode having enhanced electron response | |
US6229189B1 (en) | Multi-function optoelectronic device structure | |
US20020050592A1 (en) | Photodetector device | |
US6831309B2 (en) | Unipolar photodiode having a schottky junction contact | |
US5185272A (en) | Method of producing semiconductor device having light receiving element with capacitance | |
US8105866B2 (en) | Method of making PIN-type photo detecting element with a controlled thickness of window semiconductor layer | |
EP0452801B1 (en) | Semiconductor device having light receiving element and method of producing the same | |
JP3675223B2 (en) | Avalanche photodiode and manufacturing method thereof | |
Bandyopadhyay et al. | Photodetectors for optical fiber communications | |
JP2730472B2 (en) | Semiconductor light receiving element | |
US6624449B1 (en) | Three terminal edge illuminated epilayer waveguide phototransistor | |
WO2016168808A1 (en) | Decoupled absorption/gain region bipolar phototransistor | |
JPH08186240A (en) | Compound semiconductor integrated circuit device | |
JP3138199B2 (en) | Semiconductor waveguide type light receiving element and method of manufacturing the same | |
JP2001352093A (en) | Semiconductor light-receiving device | |
JPS6146080A (en) | Semiconductor photodetector | |
JP2023506759A (en) | solid state device | |
JPH0832105A (en) | Optical semiconductor device | |
JPH08264741A (en) | Photoelectric integrated element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |