US20040173847A1 - Method of controlling floating body effects in an asymmetrical SOI device - Google Patents
Method of controlling floating body effects in an asymmetrical SOI device Download PDFInfo
- Publication number
- US20040173847A1 US20040173847A1 US10/805,442 US80544204A US2004173847A1 US 20040173847 A1 US20040173847 A1 US 20040173847A1 US 80544204 A US80544204 A US 80544204A US 2004173847 A1 US2004173847 A1 US 2004173847A1
- Authority
- US
- United States
- Prior art keywords
- recited
- transistor
- trench
- source
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 63
- 230000000694 effects Effects 0.000 title claims description 19
- 239000012535 impurity Substances 0.000 claims abstract description 48
- 239000000463 material Substances 0.000 claims abstract description 17
- 238000009792 diffusion process Methods 0.000 claims abstract description 11
- 230000008569 process Effects 0.000 claims description 45
- 239000004065 semiconductor Substances 0.000 claims description 19
- 239000012212 insulator Substances 0.000 claims description 18
- 238000002513 implantation Methods 0.000 claims description 9
- 230000005669 field effect Effects 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 5
- 239000007943 implant Substances 0.000 abstract description 18
- 238000004519 manufacturing process Methods 0.000 abstract description 9
- 239000007787 solid Substances 0.000 abstract description 4
- 238000010438 heat treatment Methods 0.000 abstract description 3
- 239000000758 substrate Substances 0.000 description 12
- 230000015572 biosynthetic process Effects 0.000 description 9
- 125000006850 spacer group Chemical group 0.000 description 8
- 125000001475 halogen functional group Chemical group 0.000 description 7
- 238000013461 design Methods 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 235000012431 wafers Nutrition 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000000137 annealing Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000013459 approach Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000007935 neutral effect Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78612—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device for preventing the kink- or the snapback effect, e.g. discharging the minority carriers of the channel region for preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
Definitions
- the present invention generally relates to semiconductor devices and integrated circuits formed on substrates containing an insulator layer such as silicon-on-insulator chip or wafer and, more particularly, to the control of floating body effects in transistors formed on such substrates.
- silicon-on-insulator (SOI) wafers have been used to exploit the improved quality of monocrystalline silicon provided thereby in an active layer formed on an insulator over a bulk silicon “handling” substrate. Similar attributes can be developed in similar structures of other semiconductor materials and alloys thereof.
- the improved quality of the semiconductor material of the active layer allows transistors and other devices to be scaled to extremely small sizes with good uniformity of electrical properties.
- the floating body effect is specific to transistors formed on substrates having an insulator layer.
- the neutral floating body is electrically isolated by source/drain and halo extension regions that form oppositely poled diode junctions at the ends of the transistor conduction channel and floating body while the gate electrode is insulated from the conduction channel through a dielectric.
- the insulator layer in the substrate completes insulation of the conduction channel and thus prevents discharge of any charge that may develop in the floating body. Charge injection into the neutral body when the transistor is not conducting develops voltages in the conduction channel in accordance with the source and drain diode characteristics.
- the voltage developed due to charge collection in the transistor conduction channel has the effect of altering the switching threshold of the transistor. This effect, in turn, alters the signal timing and signal propagation speed since any transistor will have a finite slew rate and the rise and fall time of signals is not instantaneous even when gate capacitance is very small. Therefore, the diode characteristics of the source and drain must be tailored to limit charge build-up in the floating body.
- the diode junctions must be made somewhat leaky to allow the floating body of the transistor to be discharged to an acceptable degree.
- field effect transistors are generally formed symmetrically with identical source and drain impurity structures, development of such a characteristic reduces the ratio of resistance of the “on” and “off” states. of the transistor, often referred to as the on/off ratio.
- a large on/off ratio is desirable to support maximum circuit fanout (the number of transistor gates, a transistor can drive with acceptable switching speed) and to provide maximum signal voltage swing close to the power supply voltage. Therefore, there is a trade-off between limitation of floating body effects and maintaining a suitable on/off ratio.
- a Damascene process involves formation of a recess at a surface, depositing metal in the recess and planarizing the deposited metal to the surface. This produces a conductive structure of very precise dimensions and which is laterally supported at all times and is therefore particularly resistant to metal migration and damage in interconnect structures.
- a Damascene gate can also be used to allow formation of the gate dielectric and gate electrode subsequent to source and drain implantation with a dummy gate as reported in “Plasma Damage Free Gate Process Using Chemical Mechanical Polishing for 0.1 ⁇ m MOSFETs” by T. Saito et al., Japanese Journal of Applied Physics; April, 1999.
- a dummy gate structure is used for source/drain implantation, substantial process complexity is required to obtain correct gate structure registration and the Damascene process must be performed after the source/drain implantation processes are complete.
- use of a dummy gate structure cannot serve to increase location accuracy or concentration gradient of impurity structures such as halo and extension implants as discussed above.
- a method of forming an asymmetric field effect transistor to control floating body effect and a transistor having reduced or eliminatde floating body effects formed by such a process wherein the method or process includes steps of defining a gate location with a trench in a dielectric layer on a semiconductor layer, supplying impurities to the semiconductor layer at edges of the trench and adjacent source and drain regions, and forming a gate structure on the semiconductor layer in the trench.
- the impurities are supplied by angled implantation and/or diffusion from a doped solid body formed in the trench to accurately locate desired impurities such that diffusion is not required to drive the impurities to a desired location; thus supporting steep inpurity concentration gradients and high performance.
- FIGS. 1, 2, 3 and 4 are cross-sectional views illustrating basic principles of the invention
- FIGS. 5, 6, 7 , 8 , 9 and 10 are cross-sectional views illustrating fabrication of a preferred embodiment of the invention.
- FIGS. 11, 12, 13 , 14 , 15 , 16 and 17 are cross-sectional views illustrating an alternative method of fabricating the preferred embodiment of the invention and variations thereof.
- FIG. 1 shows the surface of a semiconductor substrate or other layer 12 with a patterned thick oxide layer 14 formed thereon.
- the patterning includes a trench or aperture 16 which is preferably formed lithographically using any suitable lithographic tool and process and is preferably of the desired final dimensions of the transistor gate. Deep ultra-violet or electron beam exposure is generally required for exposing features of current and foreseeable sizes where the advantages of the present invention are most evident. However, it should be understood that the invention may be applied to form transistors of any desired dimensions.
- FIG. 2 A basic principle of the invention is illustrated in FIG. 2.
- angled implants such as 22 and/or 24 may be made in sequence.
- the angle generally in the range of 20° to 35° should be chosen in consideration of trench dimensions so that the shadow of the trench or aperture walls 18 expose only a desired relatively narrow region at the bottom of the trench 16 .
- Angled implants 22 and/or 24 can be repeated at the same or different angles with impurities of the same or different conductivity type and appropriate energies to form extension, halo or any other type of impurity structure that may yield desired conduction properties in connection with dimensions, materials and other parameters of the transistor design.
- the locations exposed by the shadow of walls 18 will be the locations generally desired for impurity structures which enhance or determine the conduction properties of the transistor channel which is exposed by the patterning 16 of the oxide 14 . Therefore, the impurities can be directly implanted in the semiconductor layer 12 at precisely the desired location. The process is not complicated by implanting through another layer and the annealing process which follows the implantation can be limited to a heat treatment sufficient to activate the impurity and repair lattice damage but produce little, if any, diffusion. Therefore, impurity concentration gradients may be maintained and located with high accuracy and uniformity.
- angled implants 22 and 24 and any repetitions thereof are also completely decoupled from each other and independent. Therefore, the diode properties at the source and drain may be established independently, asymmetrically and with complete design flexibility. Further, except for changes of angle, energy and impurity type(s) the angled implant processes are identical and therefore do not significantly complicate the overall process and may serve to simplify the process relative to other possible alternatives while producing a transistor with potentially enhanced performance with improved reliability and yield as well as improved uniformity.
- the gate structure is completed by growing or depositing a gate dielectric 32 which may be oxide, nitride, composite and/or layered materials or high dielectric constant materials.
- the gate electrode 34 may then be deposited and planarized back to the surface 36 of oxide 14 .
- the gate material may be either metal or doped polysilicon or other materials that will be evident to those skilled in the art. It should be noted that the structure shown in FIG. 3 is similar to a Damascene gate and oxide 14 could be left in place to form a Damascene gate if the source and drain implants had been done previously. However, this is not preferred since accuracy of the impurity structures could be compromised and other processes are available to obtain Damascene or quasi-Damascene gate structures if desired.
- quadsi-Damascene is used to denote structures which have the appearance of Damascene structures which may be formed in a recess as in a true Damascene process but where the final lateral support for the structure is provided after formation of the structure.
- the transistor is then completed by removal of oxide 14 and performing the drain and source implants as indicated at 42 .
- a passivation layer of oxide or other insulator may then be applied to substantially complete the transistor.
- a thick oxide layer could be applied and planarized back to the gate 34 to yield a quasi-Damacene gate structure.
- FIGS. 1-4 illustrate the process discussed above in connection with FIGS. 1-4 can be performed and the structure fabricated on any substrate, regardless of composition or construction. While the principal presently contemplated meritorious effects are directed to the avoidance of floating body effects in structures formed on an SOI substrate by allowing independent formation and tailoring of source and drain impurity structures such as halo and extension structures, such a capability of decoupling source and drain processing and other meritorious effects, such as developing of sharp impurity concentration gradients may be useful in other environments such as on substrates of silicon or other materials and which may or may not include an insulator or other structures. Therefore, it is intended that FIGS. 1-4 which illustrate the basic principles of the invention be understood as comprehending such other environments.
- FIGS. 5-10 a preferred embodiment of the invention will now be discussed. This process closely follows the process discussed above in connection with FIGS. 1-4 and discussion of portions the process of FIGS. 5-10 which are common to the generalized process of FIGS. 1-4 will be abbreviated or omitted.
- FIG. 5 shows a cross-sectional view of an exemplary SOI wafer 52 .
- Layer 54 is generally referred to as a handling substrate since, in general, its principal function is to provide mechanical support for insulator 56 and active silicon layer 58 .
- the handling layer 54 it is known to form various structures thereon or therein to use the handling layer 54 as a heat sink, an electrically active device, a passive electronic region such as shielding or a ground plane and the like. Multiple pairs of insulator and active or passive silicon layers can also be included, as desired.
- a thick dielectric film 62 is deposited and patterned to form a trench 64 to the active silicon layer 58 .
- an angled implant 72 is performed to form an extension and/or halo structure 74 on the source side.
- These structures can be formed concurrently or sequentially at the same or different implant angles and energies; the location being determined by the implant angle and the shadow formed by thick oxide 62 within aperture 64 .
- halo and/or implant structures 84 are formed concurrently or sequentially by angled implants 82 at the drain side. The process illustrated in FIG. 8 may precede or follow that of FIG. 7 or sequential parts of both can be interleaved in any desired manner.
- any case or order of processes or partial processes including annealing for impurity activation and/or annealing which can be performed after any implant, the formation of impurity structures at the source and drain sides of the transistor are completely decoupled and the diode junction at either or both sides can be tailored precisely as desired.
- the gate oxide or other gate insulator 92 can be deposited or grown and gate electrode 94 formed. Then, if source and drain regions have not been previously formed, thick oxide 62 can be removed and implants performed, followed by a final annealing process, as described above. The transistor is then completed using known processes as may be desired.
- FIGS. 11-17 show a variant method for forming transistors in accordance with the invention. It should be understood that the principles of this variant method can be used in substitution for any portion or the entirety of the process discussed above in regard to FIGS. 7 and 8 and has the potential for developing different impurity distributions and/or concentration gradients than may be produced from the embodiment of FIGS. 5-10.
- the embodiment of FIGS. 11-17 should be understood as illustrating a basic alternative principle of the invention that any or all angled implant(s) as described above can be replaced by diffusion from a solid body for any purpose addressed by the invention while maintaining the novel decoupling of formation of source and drain impurity structures.
- FIG. 11 illustrates deposition of a thin oxide layer 1102 .
- the thickness is not critical to the basic principles of the invention but should be chosen in connection with the width of sidewall which is to be formed in accordance with a given design in the trench 1202 patterned into the thin oxide (or other material) 1102 , as shown in FIG. 12.
- a conformal layer of doped material such as an oxide is deposited thereon and anisotropically etched to form sidewalls.
- the thickness of the doped material layer should also be chosen in accordance with the width of sidewall to be developed as is well-understood in the art.
- a resist is applied, exposed developed and thus patterned to cover only one of spacers 1302 .
- Registration may be somewhat critical for devices of small minimum feature size but it should be appreciated that the process window for exposure and registration of the mask edge is only slightly smaller than the minimum feature size and thus necessarily within the capacity of the exposure tool capable of other processes at similar resolution.
- one of spacers 1302 is thus removed by selectively etching while the other is protected by the resist, as shown in FIG. 15; after which dopant can be outdiffused from the remaining spacer solid body to form impurity structure 1502 .
- FIGS. 12-14 can then be repeated using a differently doped material, with or without removal of spacer 1302 to form spacers 1602 as shown in FIG. 16 and one of the spacers 1602 can be removed by masking and etching, if desired, as shown in FIG. 17. Diffusion annealing can be performed immediately or combined with a later heat treatment, as may be desired or dictated by the device design. The spacers/diffusion sources can then be removed and the device completed as discussed above in connection with FIGS. 9 and 10.
- the invention provides two techniques which may be used alternatively or in combination to decouple the formation of impurity structures at different locations in a semiconductor device such as a field effect transistor so that the diode characteristics thereof may be individually and accurately tailored for any desired purpose such as avoiding floating body effects when SOI substrates are employed for the formation of such transistors.
- the invention also provides a much simplified and accurate process for forming asymmetric transistors having high performance structures therein and which supports accurate location of impurity structure profiles and steep impurity concentration gradients.
Abstract
Description
- 1. Field of the Invention
- The present invention generally relates to semiconductor devices and integrated circuits formed on substrates containing an insulator layer such as silicon-on-insulator chip or wafer and, more particularly, to the control of floating body effects in transistors formed on such substrates.
- 2. Description of the Prior Art
- Demands for increased performance, functionality and manufacturing economy for integrated circuits have resulted in extreme integration density to reduce signal propagation time and increase noise immunity while increasing the number of circuits and devices that can be formed on a chip or wafer by a single sequence of processes. Scaling of devices to small sizes has also restricted operating margins and required increased uniformity of electrical characteristics of semiconductor devices on a chip.
- To satisfy this latter criterion, silicon-on-insulator (SOI) wafers have been used to exploit the improved quality of monocrystalline silicon provided thereby in an active layer formed on an insulator over a bulk silicon “handling” substrate. Similar attributes can be developed in similar structures of other semiconductor materials and alloys thereof. The improved quality of the semiconductor material of the active layer allows transistors and other devices to be scaled to extremely small sizes with good uniformity of electrical properties.
- Unfortunately, the existence of the insulator layer which supports the development of the improved quality of semiconductor material also presents a problem known in the art as floating body effect in transistor structures. The floating body effect is specific to transistors formed on substrates having an insulator layer. The neutral floating body is electrically isolated by source/drain and halo extension regions that form oppositely poled diode junctions at the ends of the transistor conduction channel and floating body while the gate electrode is insulated from the conduction channel through a dielectric. The insulator layer in the substrate completes insulation of the conduction channel and thus prevents discharge of any charge that may develop in the floating body. Charge injection into the neutral body when the transistor is not conducting develops voltages in the conduction channel in accordance with the source and drain diode characteristics.
- The voltage developed due to charge collection in the transistor conduction channel has the effect of altering the switching threshold of the transistor. This effect, in turn, alters the signal timing and signal propagation speed since any transistor will have a finite slew rate and the rise and fall time of signals is not instantaneous even when gate capacitance is very small. Therefore, the diode characteristics of the source and drain must be tailored to limit charge build-up in the floating body.
- To do so, the diode junctions must be made somewhat leaky to allow the floating body of the transistor to be discharged to an acceptable degree. Unfortunately, since field effect transistors are generally formed symmetrically with identical source and drain impurity structures, development of such a characteristic reduces the ratio of resistance of the “on” and “off” states. of the transistor, often referred to as the on/off ratio. A large on/off ratio is desirable to support maximum circuit fanout (the number of transistor gates, a transistor can drive with acceptable switching speed) and to provide maximum signal voltage swing close to the power supply voltage. Therefore, there is a trade-off between limitation of floating body effects and maintaining a suitable on/off ratio.
- While most known designs for field effect transistors are symmetrical, asymmetrical FETs have been proposed and investigated by simulation, but possibly not realized, for reduction of short channel and hot carrier effects and/or suppression of parasitic bipolar transistor effects (but not reduction of floating body effects), as reported, for example, in “An 0.1-μm Asymmetric Halo by Large-Angle-Tilt Implant (AHLATI) MOSFET for High Performance and Reliability” by . Shin et al., IEEE Transactions on Electron Devices, Vol. 46, No. 4, April 1999, and “A High Performance 0.1 μm MOSFET with Asymmetric Channel Profile” by A. Hiroki et al. IEEE, 1995.
- These approaches use angled implants which are asymmetrically placed due to shadowing by a (possibly dummy) gate structure and are largely characterized by substantial process complexity and diffusion of impurities over substantial distances which prevents the formation of sharp impurity concentration gradients and low precision of impurity structure placement. The proposed processes also do not provide for differences in impurity concentration between the source and drain but only differences in location. In summary, while some asymmetry is provided, the flexibility of design parameters in accordance with the proposed processes is very limited and, while source and drain characteristics may be made to differ somewhat, the diode characteristics cannot be accurately tailored or independently fabricated.
- The approach to reduction of floating body effects at the present state of the art is to form a connection from the floating body/conduction channel to the source electrode through the impurity well. This approach is only a partial solution since the well can be highly resistive and the connection can be ineffective. Further, the connection requires additional chip space and therefore precludes achievement of the potential integration density that would otherwise be possible.
- It is also known in fabrication of integrated circuits at very small feature size regimes to form conductive structures such as interconnects by a Damascene process; yielding structures of superior stability, accuracy and other mechanical properties. A Damascene process involves formation of a recess at a surface, depositing metal in the recess and planarizing the deposited metal to the surface. This produces a conductive structure of very precise dimensions and which is laterally supported at all times and is therefore particularly resistant to metal migration and damage in interconnect structures.
- More recently, in an effort to achieve higher conductivity of gate structures, metal gates have been developed and a Damascene process has been proposed for fabrication of the same, as reported in, for example, “Damascene-Gate Thin Film Transistors with Ultra-Thin Gate Dielectrics” by E. Ma et al., IEEE 1998. However, process complexity is substantial and, moreover, metal gate transistors have been found to present difficulties in obtaining a desired work function difference between NMOS and PMOS devices.
- A Damascene gate can also be used to allow formation of the gate dielectric and gate electrode subsequent to source and drain implantation with a dummy gate as reported in “Plasma Damage Free Gate Process Using Chemical Mechanical Polishing for 0.1 μm MOSFETs” by T. Saito et al., Japanese Journal of Applied Physics; April, 1999. However, since a dummy gate structure is used for source/drain implantation, substantial process complexity is required to obtain correct gate structure registration and the Damascene process must be performed after the source/drain implantation processes are complete. Moreover, use of a dummy gate structure cannot serve to increase location accuracy or concentration gradient of impurity structures such as halo and extension implants as discussed above.
- It is therefore an object of the present invention to provide a method of fabricating a transistor on a SOI substrate which can be made substantially free of floating body effects by allowing tailoring of diode characteristics of the source and/or drain of the transistor.
- It is another object of the invention to provide a simplified process for fabrication of an asymmetric field effect transistor which provides improved accuracy of location and concentration gradient of impurity structures for improved performance.
- In order to accomplish these and other objects of the invention, a method of forming an asymmetric field effect transistor to control floating body effect and a transistor having reduced or eliminatde floating body effects formed by such a process is provided wherein the method or process includes steps of defining a gate location with a trench in a dielectric layer on a semiconductor layer, supplying impurities to the semiconductor layer at edges of the trench and adjacent source and drain regions, and forming a gate structure on the semiconductor layer in the trench. The impurities are supplied by angled implantation and/or diffusion from a doped solid body formed in the trench to accurately locate desired impurities such that diffusion is not required to drive the impurities to a desired location; thus supporting steep inpurity concentration gradients and high performance.
- The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
- FIGS. 1, 2,3 and 4 are cross-sectional views illustrating basic principles of the invention,
- FIGS. 5, 6,7, 8, 9 and 10 are cross-sectional views illustrating fabrication of a preferred embodiment of the invention, and
- FIGS. 11, 12,13, 14, 15, 16 and 17 are cross-sectional views illustrating an alternative method of fabricating the preferred embodiment of the invention and variations thereof.
- Referring now to the drawings, and more particularly to FIGS. 1-4, there is shown, in cross-section, sequential stages in the fabrication of a transistor in accordance with the invention and illustrating the basic principles of the invention in satisfying the above-noted and other objects. FIG. 1 shows the surface of a semiconductor substrate or
other layer 12 with a patternedthick oxide layer 14 formed thereon. The patterning includes a trench oraperture 16 which is preferably formed lithographically using any suitable lithographic tool and process and is preferably of the desired final dimensions of the transistor gate. Deep ultra-violet or electron beam exposure is generally required for exposing features of current and foreseeable sizes where the advantages of the present invention are most evident. However, it should be understood that the invention may be applied to form transistors of any desired dimensions. - A basic principle of the invention is illustrated in FIG. 2. Using the trench structure of FIG. 1 rather than a gate structure as in the publications cited above, angled implants such as22 and/or 24 may be made in sequence. The angle, generally in the range of 20° to 35° should be chosen in consideration of trench dimensions so that the shadow of the trench or
aperture walls 18 expose only a desired relatively narrow region at the bottom of thetrench 16.Angled implants 22 and/or 24 can be repeated at the same or different angles with impurities of the same or different conductivity type and appropriate energies to form extension, halo or any other type of impurity structure that may yield desired conduction properties in connection with dimensions, materials and other parameters of the transistor design. - It should be appreciated that the locations exposed by the shadow of
walls 18 will be the locations generally desired for impurity structures which enhance or determine the conduction properties of the transistor channel which is exposed by thepatterning 16 of theoxide 14. Therefore, the impurities can be directly implanted in thesemiconductor layer 12 at precisely the desired location. The process is not complicated by implanting through another layer and the annealing process which follows the implantation can be limited to a heat treatment sufficient to activate the impurity and repair lattice damage but produce little, if any, diffusion. Therefore, impurity concentration gradients may be maintained and located with high accuracy and uniformity. - It should also be appreciated that
angled implants - As shown in FIG. 3, the gate structure is completed by growing or depositing a
gate dielectric 32 which may be oxide, nitride, composite and/or layered materials or high dielectric constant materials. Thegate electrode 34 may then be deposited and planarized back to thesurface 36 ofoxide 14. The gate material may be either metal or doped polysilicon or other materials that will be evident to those skilled in the art. It should be noted that the structure shown in FIG. 3 is similar to a Damascene gate andoxide 14 could be left in place to form a Damascene gate if the source and drain implants had been done previously. However, this is not preferred since accuracy of the impurity structures could be compromised and other processes are available to obtain Damascene or quasi-Damascene gate structures if desired. (The term “quasi-Damascene” is used to denote structures which have the appearance of Damascene structures which may be formed in a recess as in a true Damascene process but where the final lateral support for the structure is provided after formation of the structure.) - The transistor is then completed by removal of
oxide 14 and performing the drain and source implants as indicated at 42. A passivation layer of oxide or other insulator may then be applied to substantially complete the transistor. A thick oxide layer could be applied and planarized back to thegate 34 to yield a quasi-Damacene gate structure. - It should be noted that the process discussed above in connection with FIGS. 1-4 can be performed and the structure fabricated on any substrate, regardless of composition or construction. While the principal presently contemplated meritorious effects are directed to the avoidance of floating body effects in structures formed on an SOI substrate by allowing independent formation and tailoring of source and drain impurity structures such as halo and extension structures, such a capability of decoupling source and drain processing and other meritorious effects, such as developing of sharp impurity concentration gradients may be useful in other environments such as on substrates of silicon or other materials and which may or may not include an insulator or other structures. Therefore, it is intended that FIGS. 1-4 which illustrate the basic principles of the invention be understood as comprehending such other environments.
- Referring now to FIGS. 5-10 a preferred embodiment of the invention will now be discussed. This process closely follows the process discussed above in connection with FIGS. 1-4 and discussion of portions the process of FIGS. 5-10 which are common to the generalized process of FIGS. 1-4 will be abbreviated or omitted.
- FIG. 5 shows a cross-sectional view of an
exemplary SOI wafer 52.Layer 54 is generally referred to as a handling substrate since, in general, its principal function is to provide mechanical support forinsulator 56 andactive silicon layer 58. However, it is known to form various structures thereon or therein to use thehandling layer 54 as a heat sink, an electrically active device, a passive electronic region such as shielding or a ground plane and the like. Multiple pairs of insulator and active or passive silicon layers can also be included, as desired. - As shown in FIG. 6, a
thick dielectric film 62 is deposited and patterned to form atrench 64 to theactive silicon layer 58. Then, as shown in FIG. 7, an angled implant 72 is performed to form an extension and/orhalo structure 74 on the source side. These structures can be formed concurrently or sequentially at the same or different implant angles and energies; the location being determined by the implant angle and the shadow formed bythick oxide 62 withinaperture 64. Similarly, as shown in FIG. 8, halo and/orimplant structures 84 are formed concurrently or sequentially byangled implants 82 at the drain side. The process illustrated in FIG. 8 may precede or follow that of FIG. 7 or sequential parts of both can be interleaved in any desired manner. In any case or order of processes or partial processes, including annealing for impurity activation and/or annealing which can be performed after any implant, the formation of impurity structures at the source and drain sides of the transistor are completely decoupled and the diode junction at either or both sides can be tailored precisely as desired. - Then, as shown in FIGS. 9 and 10, the gate oxide or
other gate insulator 92 can be deposited or grown andgate electrode 94 formed. Then, if source and drain regions have not been previously formed,thick oxide 62 can be removed and implants performed, followed by a final annealing process, as described above. The transistor is then completed using known processes as may be desired. - FIGS. 11-17 show a variant method for forming transistors in accordance with the invention. It should be understood that the principles of this variant method can be used in substitution for any portion or the entirety of the process discussed above in regard to FIGS. 7 and 8 and has the potential for developing different impurity distributions and/or concentration gradients than may be produced from the embodiment of FIGS. 5-10. In this regard, the embodiment of FIGS. 11-17 should be understood as illustrating a basic alternative principle of the invention that any or all angled implant(s) as described above can be replaced by diffusion from a solid body for any purpose addressed by the invention while maintaining the novel decoupling of formation of source and drain impurity structures.
- Starting with a wafer or wafer structure as illustrated in FIG. 1 or5, FIG. 11 illustrates deposition of a
thin oxide layer 1102. The thickness is not critical to the basic principles of the invention but should be chosen in connection with the width of sidewall which is to be formed in accordance with a given design in thetrench 1202 patterned into the thin oxide (or other material) 1102, as shown in FIG. 12. A conformal layer of doped material such as an oxide is deposited thereon and anisotropically etched to form sidewalls. The thickness of the doped material layer should also be chosen in accordance with the width of sidewall to be developed as is well-understood in the art. These processes result in symmetrically formedspacers 1302 of doped material as illustrated in FIG. 13. - Then, as shown in FIG. 14, a resist is applied, exposed developed and thus patterned to cover only one of
spacers 1302. Registration may be somewhat critical for devices of small minimum feature size but it should be appreciated that the process window for exposure and registration of the mask edge is only slightly smaller than the minimum feature size and thus necessarily within the capacity of the exposure tool capable of other processes at similar resolution. one ofspacers 1302 is thus removed by selectively etching while the other is protected by the resist, as shown in FIG. 15; after which dopant can be outdiffused from the remaining spacer solid body to formimpurity structure 1502. - The process of FIGS. 12-14 can then be repeated using a differently doped material, with or without removal of
spacer 1302 to formspacers 1602 as shown in FIG. 16 and one of thespacers 1602 can be removed by masking and etching, if desired, as shown in FIG. 17. Diffusion annealing can be performed immediately or combined with a later heat treatment, as may be desired or dictated by the device design. The spacers/diffusion sources can then be removed and the device completed as discussed above in connection with FIGS. 9 and 10. - In view of the foregoing, it is seen that the invention provides two techniques which may be used alternatively or in combination to decouple the formation of impurity structures at different locations in a semiconductor device such as a field effect transistor so that the diode characteristics thereof may be individually and accurately tailored for any desired purpose such as avoiding floating body effects when SOI substrates are employed for the formation of such transistors. The invention also provides a much simplified and accurate process for forming asymmetric transistors having high performance structures therein and which supports accurate location of impurity structure profiles and steep impurity concentration gradients.
- While the invention has been described in terms of a single preferred embodiment, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/805,442 US20040173847A1 (en) | 2001-07-06 | 2004-03-22 | Method of controlling floating body effects in an asymmetrical SOI device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/899,957 US6756637B2 (en) | 2001-07-06 | 2001-07-06 | Method of controlling floating body effects in an asymmetrical SOI device |
US10/805,442 US20040173847A1 (en) | 2001-07-06 | 2004-03-22 | Method of controlling floating body effects in an asymmetrical SOI device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/899,957 Division US6756637B2 (en) | 2001-07-06 | 2001-07-06 | Method of controlling floating body effects in an asymmetrical SOI device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040173847A1 true US20040173847A1 (en) | 2004-09-09 |
Family
ID=25411774
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/899,957 Expired - Lifetime US6756637B2 (en) | 2001-07-06 | 2001-07-06 | Method of controlling floating body effects in an asymmetrical SOI device |
US10/805,442 Abandoned US20040173847A1 (en) | 2001-07-06 | 2004-03-22 | Method of controlling floating body effects in an asymmetrical SOI device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/899,957 Expired - Lifetime US6756637B2 (en) | 2001-07-06 | 2001-07-06 | Method of controlling floating body effects in an asymmetrical SOI device |
Country Status (1)
Country | Link |
---|---|
US (2) | US6756637B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110049626A1 (en) * | 2009-09-01 | 2011-03-03 | International Business Machines Corporation | Asymmetric embedded silicon germanium field effect transistor |
US20110049627A1 (en) * | 2009-09-01 | 2011-03-03 | International Business Machines Corporation | Embedded silicon germanium n-type filed effect transistor for reduced floating body effect |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7184298B2 (en) * | 2003-09-24 | 2007-02-27 | Innovative Silicon S.A. | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US20060273391A1 (en) * | 2005-06-01 | 2006-12-07 | Diaz Carlos H | CMOS devices for low power integrated circuits |
US20080099841A1 (en) * | 2006-10-31 | 2008-05-01 | International Business Machines Corporation | Method and structure for reducing soi device floating body effects without junction leakage |
US7977178B2 (en) * | 2009-03-02 | 2011-07-12 | International Business Machines Corporation | Asymmetric source/drain junctions for low power silicon on insulator devices |
US8017483B2 (en) * | 2009-06-29 | 2011-09-13 | International Business Machines Corporation | Method of creating asymmetric field-effect-transistors |
US8034692B2 (en) * | 2009-10-20 | 2011-10-11 | International Business Machines Corporation | Structure and method for manufacturing asymmetric devices |
CN102087979A (en) * | 2009-12-04 | 2011-06-08 | 中国科学院微电子研究所 | High-performance semiconductor device and method for forming same |
US8643107B2 (en) * | 2010-01-07 | 2014-02-04 | International Business Machines Corporation | Body-tied asymmetric N-type field effect transistor |
US8426917B2 (en) * | 2010-01-07 | 2013-04-23 | International Business Machines Corporation | Body-tied asymmetric P-type field effect transistor |
US8236632B2 (en) | 2010-10-07 | 2012-08-07 | International Business Machines Corporation | FET structures with trench implantation to improve back channel leakage and body resistance |
US8691650B2 (en) * | 2011-04-14 | 2014-04-08 | International Business Machines Corporation | MOSFET with recessed channel film and abrupt junctions |
CN102820228A (en) * | 2011-06-10 | 2012-12-12 | 中国科学院微电子研究所 | Preparation method of semiconductor device |
US9660049B2 (en) | 2011-11-03 | 2017-05-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor transistor device with dopant profile |
US9941171B1 (en) * | 2016-11-18 | 2018-04-10 | Monolithic Power Systems, Inc. | Method for fabricating LDMOS with reduced source region |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5399508A (en) * | 1993-06-23 | 1995-03-21 | Vlsi Technology, Inc. | Method for self-aligned punchthrough implant using an etch-back gate |
US5424229A (en) * | 1991-09-12 | 1995-06-13 | Kabushiki Kaisha Toshiba | Method for manufacturing MOSFET having an LDD structure |
US5434093A (en) * | 1994-08-10 | 1995-07-18 | Intel Corporation | Inverted spacer transistor |
US5943576A (en) * | 1998-09-01 | 1999-08-24 | National Semiconductor Corporation | Angled implant to build MOS transistors in contact holes |
US6040214A (en) * | 1998-02-19 | 2000-03-21 | International Business Machines Corporation | Method for making field effect transistors having sub-lithographic gates with vertical side walls |
US6144068A (en) * | 1996-08-09 | 2000-11-07 | Micron Technology, Inc. | Transistor device structures, and methods for forming such structures |
US6143635A (en) * | 1998-02-19 | 2000-11-07 | International Business Machines Corporation | Field effect transistors with improved implants and method for making such transistors |
US6190980B1 (en) * | 1998-09-10 | 2001-02-20 | Advanced Micro Devices | Method of tilted implant for pocket, halo and source/drain extension in ULSI dense structures |
US6214677B1 (en) * | 1999-10-22 | 2001-04-10 | United Microelectronics Corp. | Method of fabricating self-aligned ultra short channel |
US6246103B1 (en) * | 1999-10-25 | 2001-06-12 | Advanced Micro Devices, Inc. | Bipolar junction transistor with tunneling current through the gate of a field effect transistor as base current |
US6291325B1 (en) * | 1998-11-18 | 2001-09-18 | Sharp Laboratories Of America, Inc. | Asymmetric MOS channel structure with drain extension and method for same |
US6346447B1 (en) * | 1997-08-29 | 2002-02-12 | Texas Instruments Incorporated | Shallow-implant elevated source/drain doping from a sidewall dopant source |
US6391752B1 (en) * | 2000-09-12 | 2002-05-21 | Taiwan Semiconductor Manufacturing, Co., Ltd. | Method of fabricating a silicon-on-insulator semiconductor device with an implanted ground plane |
US6420761B1 (en) * | 1999-01-20 | 2002-07-16 | International Business Machines Corporation | Asymmetrical semiconductor device for ESD protection |
US6445016B1 (en) * | 2001-02-28 | 2002-09-03 | Advanced Micro Devices, Inc. | Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation |
US6482724B1 (en) * | 1999-09-07 | 2002-11-19 | Texas Instruments Incorporated | Integrated circuit asymmetric transistors |
US6525381B1 (en) * | 2000-03-31 | 2003-02-25 | Advanced Micro Devices, Inc. | Semiconductor-on-insulator body-source contact using shallow-doped source, and method |
US6528846B1 (en) * | 1999-09-23 | 2003-03-04 | International Business Machines Corporation | Asymmetric high voltage silicon on insulator device design for input output circuits |
US6548359B1 (en) * | 1998-08-04 | 2003-04-15 | Texas Instruments Incorporated | Asymmetrical devices for short gate length performance with disposable sidewall |
-
2001
- 2001-07-06 US US09/899,957 patent/US6756637B2/en not_active Expired - Lifetime
-
2004
- 2004-03-22 US US10/805,442 patent/US20040173847A1/en not_active Abandoned
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5424229A (en) * | 1991-09-12 | 1995-06-13 | Kabushiki Kaisha Toshiba | Method for manufacturing MOSFET having an LDD structure |
US5399508A (en) * | 1993-06-23 | 1995-03-21 | Vlsi Technology, Inc. | Method for self-aligned punchthrough implant using an etch-back gate |
US5434093A (en) * | 1994-08-10 | 1995-07-18 | Intel Corporation | Inverted spacer transistor |
US6144068A (en) * | 1996-08-09 | 2000-11-07 | Micron Technology, Inc. | Transistor device structures, and methods for forming such structures |
US6346447B1 (en) * | 1997-08-29 | 2002-02-12 | Texas Instruments Incorporated | Shallow-implant elevated source/drain doping from a sidewall dopant source |
US6040214A (en) * | 1998-02-19 | 2000-03-21 | International Business Machines Corporation | Method for making field effect transistors having sub-lithographic gates with vertical side walls |
US6143635A (en) * | 1998-02-19 | 2000-11-07 | International Business Machines Corporation | Field effect transistors with improved implants and method for making such transistors |
US6548359B1 (en) * | 1998-08-04 | 2003-04-15 | Texas Instruments Incorporated | Asymmetrical devices for short gate length performance with disposable sidewall |
US5943576A (en) * | 1998-09-01 | 1999-08-24 | National Semiconductor Corporation | Angled implant to build MOS transistors in contact holes |
US6190980B1 (en) * | 1998-09-10 | 2001-02-20 | Advanced Micro Devices | Method of tilted implant for pocket, halo and source/drain extension in ULSI dense structures |
US6291325B1 (en) * | 1998-11-18 | 2001-09-18 | Sharp Laboratories Of America, Inc. | Asymmetric MOS channel structure with drain extension and method for same |
US6420761B1 (en) * | 1999-01-20 | 2002-07-16 | International Business Machines Corporation | Asymmetrical semiconductor device for ESD protection |
US6482724B1 (en) * | 1999-09-07 | 2002-11-19 | Texas Instruments Incorporated | Integrated circuit asymmetric transistors |
US6528846B1 (en) * | 1999-09-23 | 2003-03-04 | International Business Machines Corporation | Asymmetric high voltage silicon on insulator device design for input output circuits |
US6214677B1 (en) * | 1999-10-22 | 2001-04-10 | United Microelectronics Corp. | Method of fabricating self-aligned ultra short channel |
US6246103B1 (en) * | 1999-10-25 | 2001-06-12 | Advanced Micro Devices, Inc. | Bipolar junction transistor with tunneling current through the gate of a field effect transistor as base current |
US6525381B1 (en) * | 2000-03-31 | 2003-02-25 | Advanced Micro Devices, Inc. | Semiconductor-on-insulator body-source contact using shallow-doped source, and method |
US6391752B1 (en) * | 2000-09-12 | 2002-05-21 | Taiwan Semiconductor Manufacturing, Co., Ltd. | Method of fabricating a silicon-on-insulator semiconductor device with an implanted ground plane |
US6445016B1 (en) * | 2001-02-28 | 2002-09-03 | Advanced Micro Devices, Inc. | Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110049626A1 (en) * | 2009-09-01 | 2011-03-03 | International Business Machines Corporation | Asymmetric embedded silicon germanium field effect transistor |
US20110049627A1 (en) * | 2009-09-01 | 2011-03-03 | International Business Machines Corporation | Embedded silicon germanium n-type filed effect transistor for reduced floating body effect |
US8174074B2 (en) | 2009-09-01 | 2012-05-08 | International Business Machines Corporation | Asymmetric embedded silicon germanium field effect transistor |
US8367485B2 (en) | 2009-09-01 | 2013-02-05 | International Business Machines Corporation | Embedded silicon germanium n-type filed effect transistor for reduced floating body effect |
US8597991B2 (en) | 2009-09-01 | 2013-12-03 | International Business Machines Corporation | Embedded silicon germanium n-type filed effect transistor for reduced floating body effect |
US8940591B2 (en) | 2009-09-01 | 2015-01-27 | International Business Machines Corporation | Embedded silicon germanium N-type filed effect transistor for reduced floating body effect |
US8969964B2 (en) | 2009-09-01 | 2015-03-03 | International Business Machines Corporation | Embedded silicon germanium N-type field effect transistor for reduced floating body effect |
Also Published As
Publication number | Publication date |
---|---|
US20030006459A1 (en) | 2003-01-09 |
US6756637B2 (en) | 2004-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11695014B2 (en) | Semiconductor device and method for controlling semiconductor device | |
CN100411180C (en) | Semiconductor structure and method for manufacturing semiconductor structure | |
US6756637B2 (en) | Method of controlling floating body effects in an asymmetrical SOI device | |
US6531739B2 (en) | Radiation-hardened silicon-on-insulator CMOS device, and method of making the same | |
EP0708980B1 (en) | Method of fabricating an electronic device on a silicon on insulator wafer | |
EP1225622B1 (en) | Semiconductor device | |
US8574991B2 (en) | Asymmetric transistor devices formed by asymmetric spacers and tilted implantation | |
JP2006511962A (en) | High density dual planar device | |
JP2007049182A (en) | System and method of mosfet device | |
JP2009540619A (en) | Scalable process and structure for fine linewidth JFETs | |
JP2002324905A (en) | Method of forming integrated circuit having body contact | |
JPH05160396A (en) | Mos field effect transistor | |
JP2005513774A (en) | Method for forming different spacers for optimizing each of N-channel and P-channel transistors | |
US7524710B2 (en) | Radiation-hardened silicon-on-insulator CMOS device, and method of making the same | |
KR100294640B1 (en) | Silicon double membrane device with floating body effect and its manufacturing method | |
JPS626671B2 (en) | ||
US6645795B2 (en) | Polysilicon doped transistor using silicon-on-insulator and double silicon-on-insulator | |
JPH04305978A (en) | Mos semiconductor device for electric power and manufacture thereof | |
US6326247B1 (en) | Method of creating selectively thin silicon/oxide for making fully and partially depleted SOI on same waffer | |
US8263453B2 (en) | Method for forming semiconductor devices with active silicon height variation | |
KR100499755B1 (en) | Method of fabricating deep sub-micron cmos source/drain with mdd and selective cvd silicide | |
US6046471A (en) | Ultra shallow junction depth transistors | |
KR100318463B1 (en) | Method for fabricating body contact SOI device | |
US6599802B2 (en) | Low-voltage-Vt (CMOS) transistor design using a single mask and without any additional implants by way of tailoring the effective channel length (Leff) | |
KR100555454B1 (en) | Manufacturing Method of SOI Transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |