US20040264460A1 - IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system - Google Patents

IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system Download PDF

Info

Publication number
US20040264460A1
US20040264460A1 US10/891,293 US89129304A US2004264460A1 US 20040264460 A1 US20040264460 A1 US 20040264460A1 US 89129304 A US89129304 A US 89129304A US 2004264460 A1 US2004264460 A1 US 2004264460A1
Authority
US
United States
Prior art keywords
packet
section
switch
virtual connection
packets
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/891,293
Inventor
Tetsuro Yoshimoto
Kazuho Miki
Akihiko Takase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to US10/891,293 priority Critical patent/US20040264460A1/en
Assigned to HITACHI, LTD. reassignment HITACHI, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MIKI, KAZUHO, TAKASE, AKIHIKO, YOSHIMOTO, TETSURO
Publication of US20040264460A1 publication Critical patent/US20040264460A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478Provisions for broadband connections
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46Interconnection of networks
    • H04L12/4604LAN interconnection over a backbone network, e.g. Internet, Frame Relay
    • H04L12/4608LAN interconnection over ATM networks
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • H04L49/3081ATM peripheral units, e.g. policing, insertion or extraction
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5619Network Node Interface, e.g. tandem connections, transit switching
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5625Operations, administration and maintenance [OAM]
    • H04L2012/5627Fault tolerance and recovery
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5629Admission control
    • H04L2012/563Signalling, e.g. protocols, reference model
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5629Admission control
    • H04L2012/5631Resource management and allocation
    • H04L2012/5632Bandwidth allocation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5638Services, e.g. multimedia, GOS, QOS
    • H04L2012/564Connection-oriented
    • H04L2012/5642Multicast/broadcast/point-multipoint, e.g. VOD
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5638Services, e.g. multimedia, GOS, QOS
    • H04L2012/5645Connectionless
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5638Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5647Cell loss
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5638Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5649Cell delay or jitter
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5638Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5652Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
    • H04L2012/5653Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly using the ATM adaptation layer [AAL]
    • H04L2012/5658Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly using the ATM adaptation layer [AAL] using the AAL5
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5638Services, e.g. multimedia, GOS, QOS
    • H04L2012/5665Interaction of ATM with other protocols
    • H04L2012/5667IP over ATM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/22Parsing or analysis of headers

Definitions

  • the present invention relates to an IP switch (Internet Protocol switch) for transferring packet data in the lower layer of ATM (Asynchronous Transfer Mode), to an interface circuit and an ATM switch used for that IP switch, and to an IP switch network system.
  • IP switch Internet Protocol switch
  • ATM Asynchronous Transfer Mode
  • IP Internet Protocol
  • OSI Open System Interconnection
  • IP Switching proposed in Flow Labeled IP: A Connectionless Approach to ATM (Proc. IEEE Infocom, San Francisco, March 1996).
  • ATM Asynchronous Transfer Mode
  • An object of the present invention is to provide an IP switch, interface circuit and an ATM switch used for that IP switch, and an IP switch network system, which can prevent loss of a frame caused by change of a virtual connection in the middle of frame transfer.
  • Another object of the present invention is to provide an IP switch, interface circuit and an ATM switch used for that IP switch, and an IP switch network system, which can avoid retransmission owing to the above-described frame loss caused by change of a virtual connection in the middle of frame transfer, and can avoid double accounting on a user due to retransmission of a packet.
  • Another object of the present invention is to provide an IP switch, interface circuit and an ATM switch used for that IP switch, and an IP switch network system, which can avoid retransmission owing to the above-described frame loss caused by change of a virtual connection in the middle of frame transfer, and can improve the transfer rate.
  • a PT Payment Type field of an ATM cell which is currently in the course of transfer is referred to, and the transfer line is kept from being changed until the boundary of the frame is recognized, so that an AAL (ATM Adaptation Layer) frame is protected and packet loss is prevented.
  • AAL ATM Adaptation Layer
  • the multicast function of the ATM switch is employed to transfer a sufficient number of cells for transmission of the maximum length of packets through both transfer lines before and after the change, and thereafter the virtual connection before the change is eliminated, so that an AAL5 (ATM Adaptation Layer Type 5) frame is protected and packet loss is prevented.
  • the “sufficient number of cells for transmission of the maximum length of packets” is set in advance, based on the design policy of the network.
  • the multicast function of the ATM switch is employed to transfer cells through both transfer lines before and after the change, for a sufficient period of time for transmission of the maximum length of packets, and thereafter the virtual connection before the change is eliminated, so that an AAL5 frame is protected and packet loss is prevented.
  • the “sufficient period of time for transmission of the maximum length of packets” is set in advance, based on design policy of the network.
  • FIG. 1 is a view showing an example of a network to which IP switching is applied
  • FIG. 2 is a view showing the simplest construction of the IP switching network and internal structures of nodes
  • FIG. 3 is a view showing how a packet is transferred in a normal state
  • FIG. 4 is a view showing how a packet is transferred using a new virtual connection
  • FIG. 5 is a view showing how a packet is transferred using a new virtual connection, when a packet processing in an IP switch is omitted;
  • FIG. 6 is a view showing an example of a virtual connection setting request
  • FIG. 7 is a view showing an example of a virtual connection change request
  • FIG. 8 is a sequence diagram showing how information is interchanged in FIGS. 4 and 5;
  • FIG. 9 is a view showing correspondence relations among a packet, an AAL5 frame and ATM cells;
  • FIG. 10 is a sequence diagram showing an example where a packet is lost owing to a virtual connection change request
  • FIG. 11 is a sequence diagram in the case where a waiting time for a change of virtual connections is set
  • FIG. 12 is a sequence diagram in the case where multicast period W 2 is set.
  • FIG. 13 is a sequence diagram in the case where multicast period W 3 is set.
  • FIG. 14 is a view showing a basic internal structure of a switch section 24 ;
  • FIG. 15 is a view showing a basic internal structure of an ATM interface section 242 ;
  • FIG. 16 is a flowchart showing a virtual connection change procedure
  • FIG. 17 is a view showing an internal structure of the ATM interface section 242 provided with a PT field monitoring section;
  • FIG. 18 is a flowchart showing a virtual connection change procedure which includes monitoring of a PT field
  • FIG. 19 is a view showing an example of rewriting an output-side port identifier, using a header transform table
  • FIG. 20 is a view showing an internal structure of the ATM interface section 242 provided with a cell counting section;
  • FIG. 21 is a flowchart showing a virtual connection change procedure which includes counting of cells
  • FIG. 22 is a view showing an example of rewriting a head transform table in the case of using the multicast system
  • FIG. 23 is a view showing an internal structure of the ATM interface section 242 provided with a timer section;
  • FIG. 24 is a flowchart showing a virtual connection change procedure using the timer section
  • FIG. 25 is a view showing an internal structure of the switch section provided with the timer section;
  • FIG. 26 is a flowchart showing a virtual connection change procedure in the case where the switch section is provided with the timer section.
  • FIG. 27 is a view showing an internal structure of the ATM interface section 242 .
  • FIG. 1 is a view showing an example of a network to which IP switching is applied.
  • the network comprises nodes connected by communication media.
  • the nodes include LP switches, edge nodes of the IP switching network (terminals or IP gateways), non-IP switching nodes (terminals or IP routers), and the like.
  • An IP switch is a router employing the IP switching technique, and is connected with other IP switches and edge nodes of the IP switching network so as to form the network.
  • IP gateway IP switch
  • FIG. 2 shows the simplest construction of the IP switching network.
  • the node 1 A and the node 1 B are edge nodes of the IP switching network, and are connected with each other through the node 2 which is an IP switch.
  • the node 1 A is a sending node, and comprises a packet processing section 11 A which performs transfer processing on the IP level, and a packet-to-cell disassembly section 12 A which disassembles a packet into ATM cells and performs transfer processing in ATM.
  • the node 1 B is a receiving node, and comprises a packet processing section 11 B which performs transfer processing on the IP level, and a cell-to-packet assembly section 12 B which assembles cells received in ATM to restore them to a packet.
  • the node 2 which is an IP switch, comprises a packet processing section 21 which performs transfer processing on the IP level, a cell-to-packet assembly section 22 which assembles cells received in ATM to restore them to a packet, a packet-to-cell disassembly section 23 which disassembles a packet to ATM cells to transfer them in ATM, and a switch section 24 which performs switching on the ATM level.
  • the switch section 24 has ports P 1 -P 4 , which are connected to the cell-to-packet assembly section 22 , the packet-to-cell disassembly section 23 , the node 1 A, and the node 1 B, respectively.
  • a virtual connection VC 51 is established in advance between the node 1 A and the node 2
  • a virtual connection VC 52 is established in advance between the node 2 and the node 1 B.
  • the node 1 A is described as having the packet-to-cell disassembly section only, and the node 1 B the cell-to-packet assembly section only.
  • communication is performed bilaterally, and each node has both the packet-to-cell disassembly section and the cell-to-packet assembly section.
  • the packet-to-cell disassembly section and the cell-to-packet assembly section are described as separate functional blocks. However, it is possible for both sections to be implemented in one functional block. In that case, the ports P 1 and P 2 are reduced to one port.
  • FIGS. 3-5 are views explaining the principle of IP switching. These figures illustrate a state where packets A, B and C are sent from the node 1 A to the node 1 B consecutively.
  • FIG. 3 is referred to.
  • a packet A is generated in the node 1 A.
  • the packet processing section 11 A judges that the packet A is one destined for the node 1 B, decides to transfer the packet toward the node 2 , the adjacent node in the direction of the node 1 B, and delivers the packet A to the packet-to-cell disassembly section 12 A.
  • the packet-to-cell disassembly section 12 A disassembles the packet A into ATM cells A 1 -An, and transfers them through the virtual connection VC 51 .
  • the switch section 24 receives the ATM cells A 1 -An, and transfers them to the cell-to-packet assembly section 22 .
  • the cell-to-packet assembly section 22 On receiving the ATM cells A 1 -An, the cell-to-packet assembly section 22 assembles them into the packet A and sends it to the packet processing section 21 .
  • the packet processing section 21 judges from the contents of the packet A that the packet A should be sent to the node 1 B, and sends it to the packet-to-cell disassembly section 23 .
  • the packet-to-cell disassembly section 23 disassembles the packet A into the ATM cells A 1 -An again, and transfers them to the node 1 B through the virtual connection VC 52 destined for the node 1 B.
  • the cell-to-packet assembly section 12 B of the node 1 B receives the ATM cells A 1 -An, assembles them into the packet A, and sends it to the packet processing section 11 B, completing the transfer process.
  • the packet processing section 21 of the node 2 which has processed the packet A, estimates whether another packet is to be received hereafter consecutively, based on the flow rate of cells sent from the node 1 for a given period of time.
  • the packet processing section 21 sends a request G 1 to the switch section 24 for setting a new virtual connection VC 53 as shown in FIG. 4.
  • the packet processing section 21 sends a request I 1 to the node 1 A for sending following packets through the virtual connection VC 53 .
  • the request I 1 is sent through a control line between the node 1 A and node 2 . It, however, may be sent through the virtual connection VC 51 .
  • FIG. 6 shows an example of the request G 1 for setting a new virtual connection from the packet processing section to the switch section 24 .
  • the reference symbol G 11 refers to a message type (in this case, “Make new connection”)
  • G 12 -G 15 refer to information elements for setting a virtual connection in the switch section 24 .
  • G 12 refers to an input-side port identifier
  • G 13 to an input-side virtual connection identifier x representing the virtual connection VC 53 to be set newly
  • G 14 to an output-side port identifier
  • G 15 to an output-side virtual connection identifier y representing the virtual connection VC 53 to be newly set.
  • the example shown in FIG. 6 represents a request, “Set a new virtual connection VC 53 which connects the virtual connection identifier x at the input-side port P 3 with the virtual connection identifier y at the output-side port P 1 ”.
  • FIG. 4 a packet B generated in the node 1 A is transferred to the node 1 B as in FIG. 3.
  • the difference from FIG. 3 lies in that the ATM transfer from the node 1 A to the node 2 is performed through the virtual connection VC 53 .
  • the node 1 B estimates from the former packet A that another packet is to be received consecutively hereafter, and sends the node 2 a request 112 for a new virtual connection for transmission.
  • the node 2 sends a virtual connection change request G 2 to the switch section 24 for making a virtual connection between the node 1 B and the node 2 corresponding to the virtual connection VC 53 .
  • the virtual connection VC 53 is changed to a virtual connection VC 53 ′ shown in FIG. 5.
  • FIG. 7 shows an example of the virtual connection change request G 2 sent from the packet processing section 21 to the switch section 24 .
  • G 21 refers to a message type (in this case, “change connections”)
  • G 22 -G 27 refer to information elements for setting a virtual connection in the switch section 24 .
  • G 22 refers to an input-side port identifier
  • G 23 to an input-side virtual connection identifier x representing the virtual connection VC 53 ′ to be set newly
  • G 24 to an output-side port identifier before change
  • G 25 to an output-side virtual connection identifier y before change
  • G 26 to an output-side port identifier after change
  • G 27 to an output-side virtual connection identifier z after change representing the virtual connection VC 53 ′ to be newly set.
  • the switch section 24 judges which virtual connection is requested, and replaces only the output-side setting with the information in G 26 and G 27 .
  • the example shown in FIG. 7 represents a request, “Change the virtual connection VC 53 , which is represented by the input-side port P 3 —virtual connection identifier x, and the output-side port P 1 —virtual connection identifier y, to the virtual connection VC 53 ′ which is represented by the input-side port P 3 —virtual connection identifier x, and the output-side port P 4 —virtual connection identifier z”.
  • FIG. 5 will be referred to.
  • a packet C is transferred from the node 1 A to the node 1 B through the virtual connection VC 53 ′ established by the above process.
  • the packet processing in the network layer handled by software is dispensed with, and only hardware processing in the ATM layer is performed, and accordingly the packet can be transferred at higher speed.
  • FIG. 8 is a sequence diagram showing how the information in FIGS. 3, 4 and 5 is interchanged.
  • the packet processing section 21 sends the switch section 24 the virtual connection change request G 2 .
  • the switch section 24 and the packet processing section 21 are not synchronized, there may arise a case that, during the processing in the switch section 24 , a virtual connection change request related to an already-processed packet arrives from the packet processing section 21 .
  • FIG. 10 a sequence diagram of FIG. 10 shows an example where, while the switch section 24 is processing the cell string C 1 -Cn which is obtained by disassembling the packet C, the switch section 24 receives a virtual connection change request G 2 from the packet processing section 21 .
  • the virtual connection request G 2 arrives at the switch section 24 from the packet processing section 21 .
  • the virtual connection VC 53 which has been destined for the cell-to-packet transform section 22 of the node 2 is changed to one destined for the cell-to-packet transform section 12 B of the node 1 B.
  • the cell C 1 arrives at the cell-to-packet transform section 22 of the node 2
  • the cells C 2 -Cn arrive at the cell-to-packet transform section 12 B of the node 1 B.
  • the set of cells is not complete, and is discarded in that section.
  • this packet C is lost on the network, and communication between the node 1 A and the node 1 B is not performed normally.
  • AAL5 ATM Adaptation Layer Type 5
  • IP switching also employs this system. Procedures in this system will be described referring to FIG. 9.
  • a trailer 62 is added to a packet 61 in the network layer to obtain an AAL5 frame.
  • the obtained AAL5 frame is disassembled into pieces of ATM data 65 .
  • Each piece of the ATM data 65 is provided with an ATM header 63 to be an ATM cell, which is sent onto a virtual connection in ATM.
  • An ATM header contains a part called a PT (Payload Type) field 64 .
  • a PT Payment Type
  • a cell with the value “1” in the PT field 64 is detected to separate a string of cells, and the trailers 62 are checked to confirm that the frame is not broken. Then, after removing the trailers 62 , the frame is delivered in the form of the packet 61 to the network layer.
  • FIG. 11 is a sequence diagram showing basic operation of the present invention. Similarly to FIG. 10, here also, a virtual connection change request G 2 arrives after C 1 has been processed. As shown in FIG. 11 by a waiting time W 1 for a change, the switch section 24 awaits arrival of the cell Cn having the PT field value “1” before changing the virtual connection VC 53 . This waiting time W 1 is set as a sufficient period of time for sending the largest packet allowed by the network. Various values may be set to W 1 depending on the design policy of the network. As a result, no packet is lost in the communication between the node 1 A and the node 1 B, and communication is performed normally. In this FIG. 11, although the order of the packet C and a packet D is reversed, it can be restored by processing in the network layer. Differently from the loss, it is not necessary to await timeout, and hardly any quality problem arises.
  • FIG. 14 shows an internal structure of the switch section 24 .
  • a cell from the outside is received at an ATM interface section 242 on an input side, its header is exchanged, and thereafter, the cell is directed by a switch fabric section 241 toward an objective direction, and outputted through an ATM interface section 242 on an output side.
  • a switch control instruction from the packet processing section 21 is temporarily sent to a switch control section 243 through an ATM interface section 242 .
  • the switch control instruction is transformed into an interface control instruction, and sent to an ATM interface section 242 through an internal line 244 , to be processed.
  • FIG. 15 shows the structure of an ATM interface section 242 .
  • a cell inputted into the ATM interface section 242 is temporarily stored in a cell buffer 2421 , and transformed in a header transform section 2422 , and sent to a switch fabric section 2423 .
  • the interface control instruction from the switch control section 243 is received by an interface control section 241 and executed there.
  • FIG. 16 is a flowchart showing an example of a procedure for changing virtual connections.
  • the packet processing section 21 judges that a change of switch setting is necessary, the packet processing section 21 sends a virtual connection change request to switch section 24 (Step S 1 ).
  • This request is received by the switch control section 243 within the switch section 24 (Step S 2 ), and the switch control section 243 transforms the request into an interface control instruction and sends it to the interface section 242 (Step S 3 ).
  • the interface control instruction is received by the interface control section 2423 within the ATM interface section 242 (Step S 4 ), and the interface control section 2423 rewrites a table in the header transform section 2422 (Step S 5 ), completing the change of the virtual connections.
  • FIG. 19 shows an example of rewriting a header transform table.
  • This is an example of a header transform table for the port P 3 , including pairs of an input-side virtual connection identifier and output-side port identifier—virtual connection identifier.
  • entries 71 and 72 correspond to the change from the virtual connection VC 53 to the virtual connection VC 53 ′ in FIGS. 4, 5, and 7 .
  • the entry 71 represents the virtual connection VC 53
  • the entry 72 the virtual connection VC 53 ′.
  • FIG. 17 illustrates an internal structure of the ATM interface section 242 on the input side, according to the present invention. In comparison with FIG. 15, a PT field monitoring section 2424 is newly added.
  • FIG. 18 is a flowchart showing an example of a procedure for changing virtual connections using the PT field monitoring section.
  • Step S 4 and the Step S 5 of FIG. 16 Step S 6 and Step S 7 are inserted.
  • Step 6 the ATM interface control section 2423 asks the PT field monitoring section 2424 if a cell with PT field value “1” has been processed.
  • Step 7 based on the response from the PT field monitoring section 2424 , the interface control section 2423 judges if to proceed to Step 5 .
  • the PT field monitoring section 2424 may be provided with a function of investigating a cell flow and a timer function, by replacing it with a PT field monitoring section 2424 a and a cell flow monitoring section 2424 b (FIG. 27).
  • a virtual connection change request arrives between packets, if the cell counting section 2424 b does not count a cell flow for a given period of time, it is possible to change virtual connections without awaiting processing of a subsequent packet.
  • FIG. 12 is a sequence diagram showing basic operation of the present invention.
  • the packet D shown in FIG. 12 is a packet sent following the packet C.
  • a virtual connection change request G 2 arrives after a cell C 1 has been processed.
  • the switch section 24 resets the virtual connection VC 53 , which, at this point in time, is destined for the cell-to-packet assembly section 22 of the node 2 , so that the virtual connection VC 53 is destined for the cell-to-packet assembly section 12 B of the node 1 B, in addition to the cell-to-packet assembly section 22 , by a multicast function.
  • the operation can be seen from FIG. 12 by noting a multicast period W 2 .
  • FIG. 20 is a view illustrating an internal structure of the ATM interface section 242 on the input side, according to the present invention. It differs from FIG. 17 in that the PT field monitoring section 2424 is replaced by a cell counting section 2425 .
  • FIG. 21 is a flowchart showing an example of a procedure for changing virtual connections using the cell counting section. It is the same as FIG. 18 up to Step S 4 .
  • the ATM interface control section 2423 which has received the virtual connection change request from the switch control section 243 , rewrites the table of the header transform section 2422 so that, while maintaining the virtual connection before the change, the same cell is also multicasted onto the virtual connection after the change (Step S 8 ).
  • the ATM interface control section 2423 inquires of the cell counting section 2425 about the current number of cells (Step S 9 ).
  • the interface control section 2423 judges if a given number of cells have been processed (Step S 10 ). Judging that the given number of cells have been processed, the interface control section 2423 eliminates an entry representing the virtual connection before the change from the table of the header transform section 2422 (Step S 11 ), completing the processing of changing the virtual connections.
  • FIG. 22 shows an example of rewriting the head transform table in the multicast system. It differs from FIG. 19 in that there exists a period of multicast processing as shown by an entry 73 . Some cells disassembled from the packet C generated in the sending node 1 A arrive at the receiving node 1 B in duplicate. A larger number of the duplicate cells is preferred for preventing packet loss and retransmission due to packet loss. On the other hand, from the viewpoint of packet processing in the IP switch and a transfer rate of the network, it is more desirable if a smaller number of cells are transferred in duplicate, i.e., multicasted.
  • the maximum length of packets generally used in an IP network system i.e., 1500 byte
  • This number 1500 is divided by 48 bytes, the length of the payload of the ATM cell, raised to a unit, and added with the length of 1 cell of the AAL5 trailer, giving 32, which may be considered an effective value of the given number for cells.
  • the maximum length of packets in AAL5 is taken, 1,367 may be considered as the effective value.
  • FIG. 13 is basically similar to FIG. 12 except that a multicast period W 3 is fixed as a given period of time, with its length not being dynamically changed depending on the number of cells.
  • FIG. 23 is a view illustrating an internal structure of the ATM interface section 242 on the input side, according to the present invention. Differently from FIGS. 17 and 20, a timer section 2426 is provided, and the cell buffer is not monitored.
  • FIG. 24 is a flowchart showing an example of a procedure for changing virtual connections in the present embodiment. It is similar to FIG. 21 except that the timer section 2426 is started up, instead of the cell counting section 2425 (Step S 12 ), and that, awaiting the timer expiration, which is notified by a signal from the timer section 2426 (Step 13 ), the virtual connection before the change is eliminated.
  • FIG. 25 shows an internal structure of the switch section 24 , according to the present invention. Differently from the embodiments described heretofore, a timer section 245 is connected to the switch control section 243 . By this construction, it is not necessary to add a new structure to the ATM interface section 242 .
  • FIG. 26 is a flowchart showing an example of a procedure for changing virtual connections. It is the same as the above-described flowcharts up to Step S 2 .
  • the switch control section 243 which has received a virtual connection change request, sends a request for setting a virtual connection after the change to the ATM interface section 242 (Step S 14 ).
  • the interface control section 2423 within the interface section 242 rewrites the table of the header transform section 242 in accordance with the request.
  • virtual connections are generated for multicasting both to the virtual connection before the change and to the virtual connection after the change (Step S 15 ).
  • the switch control section 243 starts up the timer section 245 (Step S 16 ), and awaits a timer expiration signal (Step S 17 ).
  • the switch control section 243 sends a request for eliminating the virtual connection before the change to the ATM interface section (Step S 18 ).
  • the interface control section 2423 within the interface section eliminates the entry related to the virtual connection before the change from the table of the header transform section 2422 (Step S 19 ), completing the process of changing the virtual connections.
  • the second invention it is possible to prevent packet loss at the time of changing virtual connections.
  • the invention can be implemented without addition of special hardware.
  • this system does not require any circuit for high speed processing such as searching of the cell buffer's contents, and has a high degree of freedom in its construction.

Abstract

A packet communication apparatus is provided having a receiving port which receives first packets. A switch, switches the first packets received at the receiving port. A first packet transform section, receives, through the switch section, the first packets received by the receiving port, and assembles the first packets into a second packet. A packet processing section processes the second packet transformed from the first packets by the first packet transform section. A second packet transform section disassembles the second packet, processed by the packet processing section, into the first packets and sends the first packets to the switch. A sending port receives the first packets sent from the second packet transform section through the switch, and sends the first packets.

Description

    RELATED APPLICATIONS
  • This is a U.S. Continuation Application based on allowed U.S. Continuation application Ser. No. 10/370,285, filed on Feb. 19, 2003, which in turn is a continuation of U.S. Pat. No. 6,526,045, issued on Feb. 25, 2003, which in turn is a continuation of U.S. Pat. No. 6,304,555, issued on Oct. 16, 2001, which in turn claims the benefit of priority from Japanese Patent Application No. 8-344981, filed on Dec. 25, 1996, the entirety of which are incorporated herein by reference. [0001]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates to an IP switch (Internet Protocol switch) for transferring packet data in the lower layer of ATM (Asynchronous Transfer Mode), to an interface circuit and an ATM switch used for that IP switch, and to an IP switch network system. [0003]
  • 2. Related Art Statement [0004]
  • At present, IP (Internet Protocol) is widely used as a protocol in computer communication in which data is divided into packets on a computer before transmission. According to the 7 layer model of OSI (Open System Interconnection), IP is the protocol which belongs to the network layer, and, to perform communication between different physical networks, communication is realized through routers. [0005]
  • However, it has been generally pointed out that it is difficult to make the IP router fast and to provide it with mass storage because of the characteristics of IP, and accordingly, even when high-speed lower layers are employed, their capacity can not be utilized sufficiently. [0006]
  • Recently, as a solution to these problems, there has been noted a technique called “IP Switching” proposed in [0007] Flow Labeled IP: A Connectionless Approach to ATM (Proc. IEEE Infocom, San Francisco, March 1996). This technique is one that introduces the arrangement of ATM (Asynchronous Transfer Mode) known as a high-speed communication technique into the ordinary IP, in an attempt to speed up the IP router.
  • SUMMARY OF THE INVENTION
  • In the above prior art, the process in the network layer, which is handled by software, is simplified as much as possible, to speed up the process, and retransmission by the cell is not taken into consideration. Accordingly, even if only one cell is lost, the whole frame containing that cell is discarded. As a result, when a virtual connection is changed in the middle of transfer of a frame, that frame is lost from the network. [0008]
  • Conventionally, in ATM, it is provided that a virtual connection is established in advance, and data is transferred on that line, presupposing that the transfer line is not changed in the middle of communication. Thus, there has not been such a problem as a packet being lost owing to change of a transfer line during the course of transfer. [0009]
  • In the IP switching technique, however, since a virtual connection is changed during the course of data transfer, it is possible that such loss of a packet causes a problem. In the following, such an example will be described. [0010]
  • Conventionally, such packet loss has been dealt with by retransmission upon timeout in the network layer. However, this processing usually occurs at the time of a fault such as congestion or link breakage, and too frequent occurrence of this processing may give rise to congestion, or a transfer rate may be lowered by awaiting timeout. Thus, from the viewpoint of quality, it is problematic to use the timeout retransmission technique for such a frequent phenomenon as change of a virtual connection in IP switching. [0011]
  • In particular, in the case that IP switching is used in a public network which employs packet metering as an accounting method, the technique of handling packet loss relying on retransmission in the network layer can not be accepted because double accounting on a user may arise. [0012]
  • An object of the present invention is to provide an IP switch, interface circuit and an ATM switch used for that IP switch, and an IP switch network system, which can prevent loss of a frame caused by change of a virtual connection in the middle of frame transfer. [0013]
  • Another object of the present invention is to provide an IP switch, interface circuit and an ATM switch used for that IP switch, and an IP switch network system, which can avoid retransmission owing to the above-described frame loss caused by change of a virtual connection in the middle of frame transfer, and can avoid double accounting on a user due to retransmission of a packet. [0014]
  • Another object of the present invention is to provide an IP switch, interface circuit and an ATM switch used for that IP switch, and an IP switch network system, which can avoid retransmission owing to the above-described frame loss caused by change of a virtual connection in the middle of frame transfer, and can improve the transfer rate. [0015]
  • In a first invention, when a virtual connection is to be changed, a PT (Payload Type) field of an ATM cell which is currently in the course of transfer is referred to, and the transfer line is kept from being changed until the boundary of the frame is recognized, so that an AAL (ATM Adaptation Layer) frame is protected and packet loss is prevented. [0016]
  • In a second invention, when a virtual connection is to be changed, the multicast function of the ATM switch is employed to transfer a sufficient number of cells for transmission of the maximum length of packets through both transfer lines before and after the change, and thereafter the virtual connection before the change is eliminated, so that an AAL5 (ATM Adaptation Layer Type 5) frame is protected and packet loss is prevented. The “sufficient number of cells for transmission of the maximum length of packets” is set in advance, based on the design policy of the network. [0017]
  • In a third invention, when a virtual connection is to be changed, the multicast function of the ATM switch is employed to transfer cells through both transfer lines before and after the change, for a sufficient period of time for transmission of the maximum length of packets, and thereafter the virtual connection before the change is eliminated, so that an AAL5 frame is protected and packet loss is prevented. The “sufficient period of time for transmission of the maximum length of packets” is set in advance, based on design policy of the network.[0018]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a view showing an example of a network to which IP switching is applied; [0019]
  • FIG. 2 is a view showing the simplest construction of the IP switching network and internal structures of nodes; [0020]
  • FIG. 3 is a view showing how a packet is transferred in a normal state; [0021]
  • FIG. 4 is a view showing how a packet is transferred using a new virtual connection; [0022]
  • FIG. 5 is a view showing how a packet is transferred using a new virtual connection, when a packet processing in an IP switch is omitted; [0023]
  • FIG. 6 is a view showing an example of a virtual connection setting request; [0024]
  • FIG. 7 is a view showing an example of a virtual connection change request; [0025]
  • FIG. 8 is a sequence diagram showing how information is interchanged in FIGS. 4 and 5; [0026]
  • FIG. 9 is a view showing correspondence relations among a packet, an AAL5 frame and ATM cells; [0027]
  • FIG. 10 is a sequence diagram showing an example where a packet is lost owing to a virtual connection change request; [0028]
  • FIG. 11 is a sequence diagram in the case where a waiting time for a change of virtual connections is set; [0029]
  • FIG. 12 is a sequence diagram in the case where multicast period W[0030] 2 is set;
  • FIG. 13 is a sequence diagram in the case where multicast period W[0031] 3 is set;
  • FIG. 14 is a view showing a basic internal structure of a [0032] switch section 24;
  • FIG. 15 is a view showing a basic internal structure of an [0033] ATM interface section 242;
  • FIG. 16 is a flowchart showing a virtual connection change procedure; [0034]
  • FIG. 17 is a view showing an internal structure of the [0035] ATM interface section 242 provided with a PT field monitoring section;
  • FIG. 18 is a flowchart showing a virtual connection change procedure which includes monitoring of a PT field; [0036]
  • FIG. 19 is a view showing an example of rewriting an output-side port identifier, using a header transform table; [0037]
  • FIG. 20 is a view showing an internal structure of the [0038] ATM interface section 242 provided with a cell counting section;
  • FIG. 21 is a flowchart showing a virtual connection change procedure which includes counting of cells; [0039]
  • FIG. 22 is a view showing an example of rewriting a head transform table in the case of using the multicast system; [0040]
  • FIG. 23 is a view showing an internal structure of the [0041] ATM interface section 242 provided with a timer section;
  • FIG. 24 is a flowchart showing a virtual connection change procedure using the timer section; [0042]
  • FIG. 25 is a view showing an internal structure of the switch section provided with the timer section; [0043]
  • FIG. 26 is a flowchart showing a virtual connection change procedure in the case where the switch section is provided with the timer section; and [0044]
  • FIG. 27 is a view showing an internal structure of the [0045] ATM interface section 242.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 1 is a view showing an example of a network to which IP switching is applied. The network comprises nodes connected by communication media. The nodes include LP switches, edge nodes of the IP switching network (terminals or IP gateways), non-IP switching nodes (terminals or IP routers), and the like. An IP switch is a router employing the IP switching technique, and is connected with other IP switches and edge nodes of the IP switching network so as to form the network. Among the edge nodes of the IP switching network, one situated at the border with a non-IP switching network to communicate therewith is called an IP switch (IP gateway). [0046]
  • Next, the principle of the IP switching will be described. FIG. 2 shows the simplest construction of the IP switching network. The [0047] node 1A and the node 1B are edge nodes of the IP switching network, and are connected with each other through the node 2 which is an IP switch. The node 1A is a sending node, and comprises a packet processing section 11A which performs transfer processing on the IP level, and a packet-to-cell disassembly section 12A which disassembles a packet into ATM cells and performs transfer processing in ATM. The node 1B is a receiving node, and comprises a packet processing section 11B which performs transfer processing on the IP level, and a cell-to-packet assembly section 12B which assembles cells received in ATM to restore them to a packet. The node 2, which is an IP switch, comprises a packet processing section 21 which performs transfer processing on the IP level, a cell-to-packet assembly section 22 which assembles cells received in ATM to restore them to a packet, a packet-to-cell disassembly section 23 which disassembles a packet to ATM cells to transfer them in ATM, and a switch section 24 which performs switching on the ATM level. The switch section 24 has ports P1-P4, which are connected to the cell-to-packet assembly section 22, the packet-to-cell disassembly section 23, the node 1A, and the node 1B, respectively. A virtual connection VC51 is established in advance between the node 1A and the node 2, and a virtual connection VC52 is established in advance between the node 2 and the node 1B. These virtual connections are prepared for ordinary data transfer and control message transfer.
  • Here, for the sake of simplicity, the [0048] node 1A is described as having the packet-to-cell disassembly section only, and the node 1B the cell-to-packet assembly section only. In fact, communication is performed bilaterally, and each node has both the packet-to-cell disassembly section and the cell-to-packet assembly section. Further, here, the packet-to-cell disassembly section and the cell-to-packet assembly section are described as separate functional blocks. However, it is possible for both sections to be implemented in one functional block. In that case, the ports P1 and P2 are reduced to one port.
  • FIGS. 3-5 are views explaining the principle of IP switching. These figures illustrate a state where packets A, B and C are sent from the [0049] node 1A to the node 1B consecutively.
  • At first, FIG. 3 is referred to. Here, a packet A is generated in the [0050] node 1A. Then, in the first place, the packet processing section 11A judges that the packet A is one destined for the node 1B, decides to transfer the packet toward the node 2, the adjacent node in the direction of the node 1B, and delivers the packet A to the packet-to-cell disassembly section 12A. The packet-to-cell disassembly section 12A disassembles the packet A into ATM cells A1-An, and transfers them through the virtual connection VC51. The switch section 24 receives the ATM cells A1-An, and transfers them to the cell-to-packet assembly section 22. On receiving the ATM cells A1-An, the cell-to-packet assembly section 22 assembles them into the packet A and sends it to the packet processing section 21. The packet processing section 21 judges from the contents of the packet A that the packet A should be sent to the node 1B, and sends it to the packet-to-cell disassembly section 23. The packet-to-cell disassembly section 23 disassembles the packet A into the ATM cells A1-An again, and transfers them to the node 1B through the virtual connection VC52 destined for the node 1B. Last, the cell-to-packet assembly section 12B of the node 1B receives the ATM cells A1-An, assembles them into the packet A, and sends it to the packet processing section 11B, completing the transfer process.
  • At this time, the [0051] packet processing section 21 of the node 2, which has processed the packet A, estimates whether another packet is to be received hereafter consecutively, based on the flow rate of cells sent from the node 1 for a given period of time. When it is estimated that another packet is to be received consecutively, the packet processing section 21 sends a request G1 to the switch section 24 for setting a new virtual connection VC53 as shown in FIG. 4. At the same time, the packet processing section 21 sends a request I1 to the node 1A for sending following packets through the virtual connection VC53. In this example, the request I1 is sent through a control line between the node 1A and node 2. It, however, may be sent through the virtual connection VC51.
  • FIG. 6 shows an example of the request G[0052] 1 for setting a new virtual connection from the packet processing section to the switch section 24. The reference symbol G11 refers to a message type (in this case, “Make new connection”), and G12-G15 refer to information elements for setting a virtual connection in the switch section 24. Namely, G12 refers to an input-side port identifier, G13 to an input-side virtual connection identifier x representing the virtual connection VC53 to be set newly, G14 to an output-side port identifier, and G15 to an output-side virtual connection identifier y representing the virtual connection VC53 to be newly set. Thus, the example shown in FIG. 6 represents a request, “Set a new virtual connection VC53 which connects the virtual connection identifier x at the input-side port P3 with the virtual connection identifier y at the output-side port P1”.
  • Next, FIG. 4 will be referred to. In FIG. 4, a packet B generated in the [0053] node 1A is transferred to the node 1B as in FIG. 3. The difference from FIG. 3 lies in that the ATM transfer from the node 1A to the node 2 is performed through the virtual connection VC53.
  • In parallel with this, similarly to the [0054] node 2 in FIG. 3, the node 1B estimates from the former packet A that another packet is to be received consecutively hereafter, and sends the node 2 a request 112 for a new virtual connection for transmission. On receiving the request, instead of making a new virtual connection, the node 2 sends a virtual connection change request G2 to the switch section 24 for making a virtual connection between the node 1B and the node 2 corresponding to the virtual connection VC53. As a result, the virtual connection VC53 is changed to a virtual connection VC53′ shown in FIG. 5.
  • FIG. 7 shows an example of the virtual connection change request G[0055] 2 sent from the packet processing section 21 to the switch section 24. Similarly to G1, G21 refers to a message type (in this case, “change connections”), and G22-G27 refer to information elements for setting a virtual connection in the switch section 24. Namely, G22 refers to an input-side port identifier, G23 to an input-side virtual connection identifier x representing the virtual connection VC53′ to be set newly, G24 to an output-side port identifier before change, G25 to an output-side virtual connection identifier y before change, G26 to an output-side port identifier after change, and G27 to an output-side virtual connection identifier z after change representing the virtual connection VC53′ to be newly set. From G22-G25, the switch section 24 judges which virtual connection is requested, and replaces only the output-side setting with the information in G26 and G27.
  • Thus, the example shown in FIG. 7 represents a request, “Change the virtual connection VC[0056] 53, which is represented by the input-side port P3—virtual connection identifier x, and the output-side port P1—virtual connection identifier y, to the virtual connection VC53′ which is represented by the input-side port P3—virtual connection identifier x, and the output-side port P4—virtual connection identifier z”.
  • Last, FIG. 5 will be referred to. As shown in FIG. 5, a packet C is transferred from the [0057] node 1A to the node 1B through the virtual connection VC53′ established by the above process. Here, in the node 2, the packet processing in the network layer handled by software is dispensed with, and only hardware processing in the ATM layer is performed, and accordingly the packet can be transferred at higher speed.
  • FIG. 8 is a sequence diagram showing how the information in FIGS. 3, 4 and [0058] 5 is interchanged. As shown in FIG. 8, the packet processing section 21 sends the switch section 24 the virtual connection change request G2. In fact, since the switch section 24 and the packet processing section 21 are not synchronized, there may arise a case that, during the processing in the switch section 24, a virtual connection change request related to an already-processed packet arrives from the packet processing section 21.
  • For example, a sequence diagram of FIG. 10 shows an example where, while the [0059] switch section 24 is processing the cell string C1-Cn which is obtained by disassembling the packet C, the switch section 24 receives a virtual connection change request G2 from the packet processing section 21. Here, in FIG. 10, after the switch section 24 has completed processing of the cell C1 disassembled from the packet C, the virtual connection request G2 arrives at the switch section 24 from the packet processing section 21. As a result, the virtual connection VC53 which has been destined for the cell-to-packet transform section 22 of the node 2 is changed to one destined for the cell-to-packet transform section 12B of the node 1B. As a result the cell C1 arrives at the cell-to-packet transform section 22 of the node 2, and the cells C2-Cn arrive at the cell-to-packet transform section 12B of the node 1B. In each of the cell-to- packet transform sections 22 and 12B, the set of cells is not complete, and is discarded in that section. As a result, this packet C is lost on the network, and communication between the node 1A and the node 1B is not performed normally.
  • As a system for packet communication in ATM, a system called AAL5 (ATM Adaptation Layer Type 5) is generally used, and IP switching also employs this system. Procedures in this system will be described referring to FIG. 9. [0060]
  • First, on a sending side, a [0061] trailer 62 is added to a packet 61 in the network layer to obtain an AAL5 frame. The obtained AAL5 frame is disassembled into pieces of ATM data 65. Each piece of the ATM data 65 is provided with an ATM header 63 to be an ATM cell, which is sent onto a virtual connection in ATM. An ATM header contains a part called a PT (Payload Type) field 64. For an ATM header 63 of a cell located at the end of an AAL5 frame, a value “1” is set to its PT field 64, and for the other cells, a value “0” is set to their respective PT fields 64, thus indicating a boundary of the frame. On a receiving side, a cell with the value “1” in the PT field 64 is detected to separate a string of cells, and the trailers 62 are checked to confirm that the frame is not broken. Then, after removing the trailers 62, the frame is delivered in the form of the packet 61 to the network layer.
  • FIG. 11 is a sequence diagram showing basic operation of the present invention. Similarly to FIG. 10, here also, a virtual connection change request G[0062] 2 arrives after C1 has been processed. As shown in FIG. 11 by a waiting time W1 for a change, the switch section 24 awaits arrival of the cell Cn having the PT field value “1” before changing the virtual connection VC53. This waiting time W1 is set as a sufficient period of time for sending the largest packet allowed by the network. Various values may be set to W1 depending on the design policy of the network. As a result, no packet is lost in the communication between the node 1A and the node 1B, and communication is performed normally. In this FIG. 11, although the order of the packet C and a packet D is reversed, it can be restored by processing in the network layer. Differently from the loss, it is not necessary to await timeout, and hardly any quality problem arises.
  • FIG. 14 shows an internal structure of the [0063] switch section 24. A cell from the outside is received at an ATM interface section 242 on an input side, its header is exchanged, and thereafter, the cell is directed by a switch fabric section 241 toward an objective direction, and outputted through an ATM interface section 242 on an output side. A switch control instruction from the packet processing section 21 is temporarily sent to a switch control section 243 through an ATM interface section 242. In the switch control section 243, the switch control instruction is transformed into an interface control instruction, and sent to an ATM interface section 242 through an internal line 244, to be processed.
  • FIG. 15 shows the structure of an [0064] ATM interface section 242. A cell inputted into the ATM interface section 242, is temporarily stored in a cell buffer 2421, and transformed in a header transform section 2422, and sent to a switch fabric section 2423. The interface control instruction from the switch control section 243 is received by an interface control section 241 and executed there.
  • FIG. 16 is a flowchart showing an example of a procedure for changing virtual connections. First, when the [0065] packet processing section 21 judges that a change of switch setting is necessary, the packet processing section 21 sends a virtual connection change request to switch section 24 (Step S1). This request is received by the switch control section 243 within the switch section 24 (Step S2), and the switch control section 243 transforms the request into an interface control instruction and sends it to the interface section 242 (Step S3). The interface control instruction is received by the interface control section 2423 within the ATM interface section 242 (Step S4), and the interface control section 2423 rewrites a table in the header transform section 2422 (Step S5), completing the change of the virtual connections.
  • FIG. 19 shows an example of rewriting a header transform table. This is an example of a header transform table for the port P[0066] 3, including pairs of an input-side virtual connection identifier and output-side port identifier—virtual connection identifier. In FIG. 19, entries 71 and 72 correspond to the change from the virtual connection VC53 to the virtual connection VC53′ in FIGS. 4, 5, and 7. Namely, the entry 71 represents the virtual connection VC53, and the entry 72 the virtual connection VC53′.
  • FIG. 17 illustrates an internal structure of the [0067] ATM interface section 242 on the input side, according to the present invention. In comparison with FIG. 15, a PT field monitoring section 2424 is newly added.
  • FIG. 18 is a flowchart showing an example of a procedure for changing virtual connections using the PT field monitoring section. Between the step S[0068] 4 and the Step S5 of FIG. 16, Step S6 and Step S7 are inserted. In Step 6, the ATM interface control section 2423 asks the PT field monitoring section 2424 if a cell with PT field value “1” has been processed. In Step 7, based on the response from the PT field monitoring section 2424, the interface control section 2423 judges if to proceed to Step 5.
  • Rewriting of the header transform table performed in [0069] Step 5 is similar to FIG. 19.
  • Further, the PT [0070] field monitoring section 2424 may be provided with a function of investigating a cell flow and a timer function, by replacing it with a PT field monitoring section 2424 a and a cell flow monitoring section 2424 b (FIG. 27). By this construction, in the case that a virtual connection change request arrives between packets, if the cell counting section 2424 b does not count a cell flow for a given period of time, it is possible to change virtual connections without awaiting processing of a subsequent packet.
  • FIG. 12 is a sequence diagram showing basic operation of the present invention. The packet D shown in FIG. 12 is a packet sent following the packet C. Here also, similarly to FIG. 10, a virtual connection change request G[0071] 2 arrives after a cell C1 has been processed. The switch section 24 resets the virtual connection VC53, which, at this point in time, is destined for the cell-to-packet assembly section 22 of the node 2, so that the virtual connection VC53 is destined for the cell-to-packet assembly section 12B of the node 1B, in addition to the cell-to-packet assembly section 22, by a multicast function. The operation can be seen from FIG. 12 by noting a multicast period W2. Namely, after completing transmission of a sufficient number (n in this example) of cells for the maximum length of packets, setting of the destination to the cell-to-packet assembly section 22 is eliminated in the virtual connection VC53, leaving only the virtual connection VC53′ destined for the cell-to-packet section 12B. Although the packet D is discarded in the cell-to-packet assembly section 22 once, and the packet C is discarded in the cell-to-packet assembly section 12B once, both the packet C and packet D arrive at the node 1B in the result. Thus, the communication is performed normally on the packet level.
  • FIG. 20 is a view illustrating an internal structure of the [0072] ATM interface section 242 on the input side, according to the present invention. It differs from FIG. 17 in that the PT field monitoring section 2424 is replaced by a cell counting section 2425.
  • FIG. 21 is a flowchart showing an example of a procedure for changing virtual connections using the cell counting section. It is the same as FIG. 18 up to Step S[0073] 4. Thereafter, the ATM interface control section 2423, which has received the virtual connection change request from the switch control section 243, rewrites the table of the header transform section 2422 so that, while maintaining the virtual connection before the change, the same cell is also multicasted onto the virtual connection after the change (Step S8). Then, the ATM interface control section 2423 inquires of the cell counting section 2425 about the current number of cells (Step S9). Based on a response from the cell counting section 2425, the interface control section 2423 judges if a given number of cells have been processed (Step S10). Judging that the given number of cells have been processed, the interface control section 2423 eliminates an entry representing the virtual connection before the change from the table of the header transform section 2422 (Step S11), completing the processing of changing the virtual connections.
  • FIG. 22 shows an example of rewriting the head transform table in the multicast system. It differs from FIG. 19 in that there exists a period of multicast processing as shown by an [0074] entry 73. Some cells disassembled from the packet C generated in the sending node 1A arrive at the receiving node 1B in duplicate. A larger number of the duplicate cells is preferred for preventing packet loss and retransmission due to packet loss. On the other hand, from the viewpoint of packet processing in the IP switch and a transfer rate of the network, it is more desirable if a smaller number of cells are transferred in duplicate, i.e., multicasted.
  • To obtain the above-described given number for cells, the maximum length of packets generally used in an IP network system, i.e., 1500 byte, may be taken into consideration. This number 1500 is divided by 48 bytes, the length of the payload of the ATM cell, raised to a unit, and added with the length of 1 cell of the AAL5 trailer, giving 32, which may be considered an effective value of the given number for cells. Further, when, 65,536 bytes, the maximum length of packets in AAL5 is taken, 1,367 may be considered as the effective value. [0075]
  • FIG. 13 is basically similar to FIG. 12 except that a multicast period W[0076] 3 is fixed as a given period of time, with its length not being dynamically changed depending on the number of cells.
  • FIG. 23 is a view illustrating an internal structure of the [0077] ATM interface section 242 on the input side, according to the present invention. Differently from FIGS. 17 and 20, a timer section 2426 is provided, and the cell buffer is not monitored.
  • FIG. 24 is a flowchart showing an example of a procedure for changing virtual connections in the present embodiment. It is similar to FIG. 21 except that the [0078] timer section 2426 is started up, instead of the cell counting section 2425 (Step S12), and that, awaiting the timer expiration, which is notified by a signal from the timer section 2426 (Step 13), the virtual connection before the change is eliminated.
  • Rewriting of the header transform table in the present embodiment is similar to FIG. 22 which is the example for the [0079] embodiment 2.
  • FIG. 25 shows an internal structure of the [0080] switch section 24, according to the present invention. Differently from the embodiments described heretofore, a timer section 245 is connected to the switch control section 243. By this construction, it is not necessary to add a new structure to the ATM interface section 242.
  • FIG. 26 is a flowchart showing an example of a procedure for changing virtual connections. It is the same as the above-described flowcharts up to Step S[0081] 2. Thereafter, first, the switch control section 243, which has received a virtual connection change request, sends a request for setting a virtual connection after the change to the ATM interface section 242 (Step S14). On receiving that request, the interface control section 2423 within the interface section 242 rewrites the table of the header transform section 242 in accordance with the request. As a result, virtual connections are generated for multicasting both to the virtual connection before the change and to the virtual connection after the change (Step S15). Thereafter, the switch control section 243 starts up the timer section 245 (Step S16), and awaits a timer expiration signal (Step S17). When the timer expires, then, the switch control section 243 sends a request for eliminating the virtual connection before the change to the ATM interface section (Step S18). On receiving the request, the interface control section 2423 within the interface section eliminates the entry related to the virtual connection before the change from the table of the header transform section 2422 (Step S19), completing the process of changing the virtual connections.
  • Rewriting of the header transform table in the present invention is similar to FIG. 22 which is the example for the [0082] embodiments 2 and 3-1.
  • According to the first invention, it is possible to prevent packet loss at the time of changing virtual connections. Advantageously, at that time, it is not necessary to transfer useless cells. [0083]
  • According to the second invention, it is possible to prevent packet loss at the time of changing virtual connections. Advantageously, in the case that the ATM switch supports the multicast function and the ATM interface section is provided with the cell counting section in advance, the invention can be implemented without addition of special hardware. [0084]
  • According to the third invention, it is possible to prevent packet loss at the time of changing virtual connections. Advantageously, this system does not require any circuit for high speed processing such as searching of the cell buffer's contents, and has a high degree of freedom in its construction. [0085]

Claims (3)

1. A packet communication apparatus comprising:
a receiving port which receives first packets;
a switch which switches the first packets received at the receiving port;
a first packet transform section which receives, through the switch section, the first packets received by the receiving port, and assembles the first packets into a second packet;
a packet processing section which processes the second packet transformed from the first packets by the first packet transform section;
a second packet transform section which disassembles the second packet processed by the packet processing section into the first packets and sends the first packets to the switch; and
a sending port which receives the first packets sent from the second packet transform section through the switch, and sends the first packets.
2. A packet communication apparatus to claim 1, wherein the packet communication apparatus comprises:
a plurality of receiving ports; and
a plurality of sending ports.
3. A packet communication apparatus according to claim 1, wherein said first packets are ATM cells.
US10/891,293 1996-12-25 2004-07-14 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system Abandoned US20040264460A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/891,293 US20040264460A1 (en) 1996-12-25 2004-07-14 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP34498196A JPH10190733A (en) 1996-12-25 1996-12-25 Ip switch, interface circuit and atm switch used for the ip switch and ip switch network system
JP08-344981 1996-12-25
US08/998,382 US6304555B1 (en) 1996-12-25 1997-12-24 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US09/776,283 US6526045B2 (en) 1996-12-25 2001-02-02 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US10/370,285 US6993029B2 (en) 1996-12-25 2003-02-19 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US10/891,293 US20040264460A1 (en) 1996-12-25 2004-07-14 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/370,285 Continuation US6993029B2 (en) 1996-12-25 2003-02-19 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system

Publications (1)

Publication Number Publication Date
US20040264460A1 true US20040264460A1 (en) 2004-12-30

Family

ID=18373473

Family Applications (4)

Application Number Title Priority Date Filing Date
US08/998,382 Expired - Fee Related US6304555B1 (en) 1996-03-08 1997-12-24 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US09/776,283 Expired - Fee Related US6526045B2 (en) 1996-12-25 2001-02-02 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US10/370,285 Expired - Fee Related US6993029B2 (en) 1996-12-25 2003-02-19 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US10/891,293 Abandoned US20040264460A1 (en) 1996-12-25 2004-07-14 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US08/998,382 Expired - Fee Related US6304555B1 (en) 1996-03-08 1997-12-24 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US09/776,283 Expired - Fee Related US6526045B2 (en) 1996-12-25 2001-02-02 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US10/370,285 Expired - Fee Related US6993029B2 (en) 1996-12-25 2003-02-19 IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system

Country Status (4)

Country Link
US (4) US6304555B1 (en)
EP (1) EP0851635B1 (en)
JP (1) JPH10190733A (en)
DE (1) DE69735663T2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11221893B2 (en) * 2018-08-23 2022-01-11 Arrcus Inc. Asynchronous object manager in a network routing environment

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10190733A (en) * 1996-12-25 1998-07-21 Hitachi Ltd Ip switch, interface circuit and atm switch used for the ip switch and ip switch network system
JP3609256B2 (en) * 1998-05-19 2005-01-12 株式会社日立製作所 Network management device, node device, and network management system
JP3764016B2 (en) 1999-05-10 2006-04-05 財団法人流通システム開発センタ− Integrated IP transfer network
US7301952B2 (en) 2000-04-06 2007-11-27 The Distribution Systems Research Institute Terminal-to-terminal communication connection control method using IP transfer network
SG101985A1 (en) 2000-07-12 2004-02-27 Distribution Systems Res Inst Integrated information communication system
JP3775995B2 (en) * 2001-01-22 2006-05-17 富士通株式会社 Optical network, subscriber side optical transmission apparatus and station side optical transmission apparatus
EP2234407A1 (en) 2001-06-08 2010-09-29 The Distribution Systems Research Institute Terminal-to-terminal communication connection control system for IP full service
US20030210696A1 (en) * 2002-04-25 2003-11-13 Globespanvirata Incorporated System and method for routing across segments of a network switch
KR100424651B1 (en) * 2002-04-11 2004-03-25 삼성전자주식회사 Data communication method using resource reservation
US8072979B2 (en) 2002-06-07 2011-12-06 The Distribution Systems Research Institute Terminal-to-terminal communication control system for IP full service
US7447739B1 (en) * 2002-09-19 2008-11-04 At&T Intellectual Property I, L.P. Data and voice messaging system
US7209551B1 (en) * 2002-09-19 2007-04-24 Sbc Properties, L.P. Provisioning unified messaging system services
US20050129031A1 (en) * 2003-12-10 2005-06-16 Robotham Robert E. Method and apparatus for providing combined processing of packet and cell data
CN1997002B (en) * 2006-01-06 2010-05-12 财团法人资讯工业策进会 Compatible method, system and related switch for multi-fold expansion tree protocol
US8081572B1 (en) * 2006-01-11 2011-12-20 Juniper Networks, Inc. Hierarchical packet scheduling
US10248453B2 (en) 2012-10-23 2019-04-02 Red Hat Israel, Ltd. Client live migration for a virtual machine
WO2014067470A1 (en) * 2012-10-31 2014-05-08 Hangzhou H3C Technologies Co., Ltd. Port mode synchronization between switches
CN103795518B (en) * 2012-10-31 2017-04-05 杭州华三通信技术有限公司 A kind of equipment room port mode synchronous method, equipment and system
US9253043B2 (en) * 2013-11-30 2016-02-02 At&T Intellectual Property I, L.P. Methods and apparatus to convert router configuration data

Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4748658A (en) * 1986-07-16 1988-05-31 Bell Communications Research, Inc. Architecture for allocating resources in a telecommunications network
US5072443A (en) * 1989-07-28 1991-12-10 At&T Bell Laboratories Communications system
US5317563A (en) * 1991-04-10 1994-05-31 Hitachi, Ltd. Method of and system for monitoring packet rate in packet network
US5359600A (en) * 1992-02-14 1994-10-25 Nippon Telegraph And Telephone Corporation High throughput supervisory system for ATM switching systems transporting STM-N signals
US5426636A (en) * 1993-12-20 1995-06-20 At&T Corp. ATM distribution networks for narrow band communications
US5678060A (en) * 1993-10-28 1997-10-14 Hitachi, Ltd. System for executing high speed communication protocol processing by predicting protocol header of next frame utilizing successive analysis of protocol header until successful header retrieval
US5764740A (en) * 1995-07-14 1998-06-09 Telefonaktiebolaget Lm Ericsson System and method for optimal logical network capacity dimensioning with broadband traffic
US5835710A (en) * 1994-08-31 1998-11-10 Kabushiki Kaisha Toshiba Network interconnection apparatus, network node apparatus, and packet transfer method for high speed, large capacity inter-network communication
US5917820A (en) * 1996-06-10 1999-06-29 Cisco Technology, Inc. Efficient packet forwarding arrangement for routing packets in an internetwork
US5956339A (en) * 1996-10-17 1999-09-21 Fujitsu Limited Apparatus for selecting a route in a packet-switched communications network
US5958339A (en) * 1992-08-31 1999-09-28 Clinical Diagnostic Systems, Inc. Format for immunoassay in thin film
US5963555A (en) * 1996-09-03 1999-10-05 Hitachi Ltd Router apparatus using ATM switch
US6002674A (en) * 1996-06-28 1999-12-14 Oki Electric Industry Co., Ltd. Network control system which uses two timers and updates routing information
US6046999A (en) * 1996-09-03 2000-04-04 Hitachi, Ltd. Router apparatus using ATM switch
US6049999A (en) * 1987-02-13 2000-04-18 Beloit Technologies, Inc. Machine and process for the restrained drying of a paper web
US6091118A (en) * 1997-01-08 2000-07-18 Advanced Micro Devices, Inc. Semiconductor device having reduced overlap capacitance and method of manufacture thereof
US6094418A (en) * 1996-03-07 2000-07-25 Fujitsu Limited Feedback control method and device in ATM switching system
US6108304A (en) * 1996-03-08 2000-08-22 Abe; Hajime Packet switching network, packet switching equipment, and network management equipment
US6275494B1 (en) * 1997-05-19 2001-08-14 Hitachi, Ltd. Packet switching system, packet switching network and packet switching method
US20020188668A1 (en) * 2001-04-20 2002-12-12 Jeffery Ross A. Point to multi-point communications system
US6504844B1 (en) * 1997-04-09 2003-01-07 Alcatel High speed internet access
US20030031239A1 (en) * 2001-08-08 2003-02-13 Posthuma Carl Robert Maximizing DSL throughput
US20030030679A1 (en) * 2000-01-06 2003-02-13 Anuj Kumar Jain User-definable images in bookmarks
US6580723B1 (en) * 1998-11-02 2003-06-17 Cisco Technology, Inc. Time slotted logical ring
US6667985B1 (en) * 1998-10-28 2003-12-23 3Com Technologies Communication switch including input bandwidth throttling to reduce output congestion
US6993029B2 (en) * 1996-12-25 2006-01-31 Hitachi, Ltd. IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2947956B2 (en) 1991-03-05 1999-09-13 株式会社日立製作所 Switching system
EP0402471A4 (en) * 1988-12-20 1991-09-11 Institut Gidrodinamiki Imeni M.A. Lavrentieva Sibirskogo Otdelenia Akademii Nauk Sssr Barrel of an installation for gas-detonation application of coatings
JP2950627B2 (en) 1991-02-15 1999-09-20 株式会社日立製作所 Subscriber line transmission path capacity display method in asynchronous transfer mode.
GB9106111D0 (en) * 1991-03-22 1991-05-08 Plessey Telecomm Connectionless switching for an atm switch
JPH05219093A (en) * 1992-02-06 1993-08-27 Hitachi Ltd Method and circuit for polishing
JPH07107990B2 (en) * 1992-11-12 1995-11-15 日本電気株式会社 ATM-based transmitter and communication system
GB9312741D0 (en) * 1993-06-21 1993-08-04 Plessey Telecomm Nitwork management
GB9512422D0 (en) 1994-09-01 1995-08-23 British Telecomm Network management system for communications networks
JPH09181740A (en) 1995-10-26 1997-07-11 Hitachi Ltd Method for controlling flow inside network node and packet switching system
JP3643637B2 (en) 1996-03-08 2005-04-27 株式会社日立コミュニケーションテクノロジー Cell output control circuit and control method
GB9612363D0 (en) 1996-06-13 1996-08-14 British Telecomm ATM network management
US6108340A (en) * 1997-03-21 2000-08-22 International Business Machines Corporation Incidence graph based communications and operations method and apparatus for parallel processing architecture

Patent Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4748658A (en) * 1986-07-16 1988-05-31 Bell Communications Research, Inc. Architecture for allocating resources in a telecommunications network
US6049999A (en) * 1987-02-13 2000-04-18 Beloit Technologies, Inc. Machine and process for the restrained drying of a paper web
US5072443A (en) * 1989-07-28 1991-12-10 At&T Bell Laboratories Communications system
US5317563A (en) * 1991-04-10 1994-05-31 Hitachi, Ltd. Method of and system for monitoring packet rate in packet network
US5359600A (en) * 1992-02-14 1994-10-25 Nippon Telegraph And Telephone Corporation High throughput supervisory system for ATM switching systems transporting STM-N signals
US5958339A (en) * 1992-08-31 1999-09-28 Clinical Diagnostic Systems, Inc. Format for immunoassay in thin film
US5678060A (en) * 1993-10-28 1997-10-14 Hitachi, Ltd. System for executing high speed communication protocol processing by predicting protocol header of next frame utilizing successive analysis of protocol header until successful header retrieval
US5426636A (en) * 1993-12-20 1995-06-20 At&T Corp. ATM distribution networks for narrow band communications
US5835710A (en) * 1994-08-31 1998-11-10 Kabushiki Kaisha Toshiba Network interconnection apparatus, network node apparatus, and packet transfer method for high speed, large capacity inter-network communication
US5764740A (en) * 1995-07-14 1998-06-09 Telefonaktiebolaget Lm Ericsson System and method for optimal logical network capacity dimensioning with broadband traffic
US6094418A (en) * 1996-03-07 2000-07-25 Fujitsu Limited Feedback control method and device in ATM switching system
US6108304A (en) * 1996-03-08 2000-08-22 Abe; Hajime Packet switching network, packet switching equipment, and network management equipment
US5917820A (en) * 1996-06-10 1999-06-29 Cisco Technology, Inc. Efficient packet forwarding arrangement for routing packets in an internetwork
US6002674A (en) * 1996-06-28 1999-12-14 Oki Electric Industry Co., Ltd. Network control system which uses two timers and updates routing information
US6046999A (en) * 1996-09-03 2000-04-04 Hitachi, Ltd. Router apparatus using ATM switch
US5963555A (en) * 1996-09-03 1999-10-05 Hitachi Ltd Router apparatus using ATM switch
US5956339A (en) * 1996-10-17 1999-09-21 Fujitsu Limited Apparatus for selecting a route in a packet-switched communications network
US6993029B2 (en) * 1996-12-25 2006-01-31 Hitachi, Ltd. IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US6091118A (en) * 1997-01-08 2000-07-18 Advanced Micro Devices, Inc. Semiconductor device having reduced overlap capacitance and method of manufacture thereof
US6504844B1 (en) * 1997-04-09 2003-01-07 Alcatel High speed internet access
US6275494B1 (en) * 1997-05-19 2001-08-14 Hitachi, Ltd. Packet switching system, packet switching network and packet switching method
US6667985B1 (en) * 1998-10-28 2003-12-23 3Com Technologies Communication switch including input bandwidth throttling to reduce output congestion
US6580723B1 (en) * 1998-11-02 2003-06-17 Cisco Technology, Inc. Time slotted logical ring
US20030030679A1 (en) * 2000-01-06 2003-02-13 Anuj Kumar Jain User-definable images in bookmarks
US20020188668A1 (en) * 2001-04-20 2002-12-12 Jeffery Ross A. Point to multi-point communications system
US20030031239A1 (en) * 2001-08-08 2003-02-13 Posthuma Carl Robert Maximizing DSL throughput

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11221893B2 (en) * 2018-08-23 2022-01-11 Arrcus Inc. Asynchronous object manager in a network routing environment
US20220091910A1 (en) * 2018-08-23 2022-03-24 Arrcus Inc. Asynchronous Object Manager In A Network Routing Environment
US11675637B2 (en) 2018-08-23 2023-06-13 Arrcus Inc. Host routed overlay with deterministic host learning and localized integrated routing and bridging
US11693716B2 (en) 2018-08-23 2023-07-04 Arrcus Inc. Independent datastore in a network routing environment
US11861419B2 (en) * 2018-08-23 2024-01-02 Arrcus Inc. Asynchronous object manager in a network routing environment
US11868824B2 (en) 2018-08-23 2024-01-09 Arrcus Inc. Single node and multiple node datastore architecture in a network routing environment
US11941460B2 (en) 2018-08-23 2024-03-26 Arrcus Inc. Host routed overlay with deterministic host learning and localized integrated routing and bridging

Also Published As

Publication number Publication date
EP0851635A2 (en) 1998-07-01
JPH10190733A (en) 1998-07-21
DE69735663D1 (en) 2006-05-24
US20030152085A1 (en) 2003-08-14
US6304555B1 (en) 2001-10-16
US6993029B2 (en) 2006-01-31
US20010005383A1 (en) 2001-06-28
EP0851635A3 (en) 2001-09-05
EP0851635B1 (en) 2006-04-12
DE69735663T2 (en) 2007-05-03
US6526045B2 (en) 2003-02-25

Similar Documents

Publication Publication Date Title
US6993029B2 (en) IP switch, interface circuit and ATM switch used for IP switch, and IP switch network system
US6598080B1 (en) Network interconnection apparatus network node apparatus and packet transfer method for high speed large capacity inter-network communication
JP4436981B2 (en) ECN-based method for managing congestion in a hybrid IP-ATM network
US6222839B1 (en) Packet switching apparatus
US5345558A (en) Topology independent broadcast of cells in an ATM network or the like
US7801021B1 (en) Generic routing encapsulation tunnel keepalives
JP3607466B2 (en) Router device and control frame processing method
US6018530A (en) Method for transmitting using a modified transport control protocol
JP2000124920A (en) Method for managing connection of connection network and method for supporting connectionless communication protocol through connection network
JP3923533B2 (en) ATM partial cut-through
US6970478B1 (en) Packet transfer method and apparatus, and packet communication system
WO2000056113A1 (en) Internet protocol switch and method
JP2991501B2 (en) How to reroute packet mode data connections
US6216166B1 (en) Shared media communications in a virtual connection network
AU728588B2 (en) Packet routing in a telecommunications network
Cisco Configuring Packet-Switched Software
Cisco Configuring Packet-Switched Software
JP3715541B2 (en) ATM connection device
JP3471136B2 (en) Control information transfer method and node device
Roden et al. Frame relay networks
JP2002354047A (en) Bridge device
Tantawy Misordered frame delivery in connectionless MANs
JPH1127274A (en) Atm switch
Matta et al. Optimal Transmission of Data Over Multi-Hop Networks
JP2001257680A (en) Atm repeater system and atm adaptation device

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOSHIMOTO, TETSURO;MIKI, KAZUHO;TAKASE, AKIHIKO;REEL/FRAME:015586/0776

Effective date: 19971218

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION