US20050029514A1 - Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device - Google Patents
Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device Download PDFInfo
- Publication number
- US20050029514A1 US20050029514A1 US10/880,572 US88057204A US2005029514A1 US 20050029514 A1 US20050029514 A1 US 20050029514A1 US 88057204 A US88057204 A US 88057204A US 2005029514 A1 US2005029514 A1 US 2005029514A1
- Authority
- US
- United States
- Prior art keywords
- thin
- organic semiconductor
- film transistor
- gate insulating
- semiconductor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
- H10K71/191—Deposition of organic active material characterised by provisions for the orientation or alignment of the layer to be deposited
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
- H10K10/474—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising a multilayered structure
- H10K10/476—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising a multilayered structure comprising at least one organic layer and at least one inorganic layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
- H10K85/113—Heteroaromatic compounds comprising sulfur or selene, e.g. polythiophene
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
- H10K85/113—Heteroaromatic compounds comprising sulfur or selene, e.g. polythiophene
- H10K85/1135—Polyethylene dioxythiophene [PEDOT]; Derivatives thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/111—Organic polymers or oligomers comprising aromatic, heteroaromatic, or aryl chains, e.g. polyaniline, polyphenylene or polyphenylene vinylene
- H10K85/115—Polyfluorene; Derivatives thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/10—Organic polymers or oligomers
- H10K85/151—Copolymers
Definitions
- An aspect of the invention relates to a thin-film transistor, a method of producing a thin-film transistor, an electronic circuit including a thin-film transistor, a display including a thin-film transistor, and an electronic device including a thin-film transistor.
- Thin-film transistors using an organic material behaving as a semiconductor in electrical conduction have been developed.
- Thin-film transistors of this type have an advantage that a semiconductor layer can be produced by a process using a solution without needing a high-temperature process or a high-vacuum process.
- the thin-film transistors of this type are also advantageous in that they can be in a thin and light form, they have good flexibility, and they need low material cost. Because of those advantages, they are expected to be used as switching devices in a flexible display or the like.
- a partition wall which will be converted in a next step into an alignment layer, is formed on a substrate such that an area in which to form a source and an area in which to form a drain are surrounded by the partition wall, and a source electrode and a drain electrode are formed in the respective areas surrounded by the partition wall.
- the partition wall is then rubbed in a direction parallel to a channel direction thereby converting the partition wall into an alignment layer.
- an organic semiconductor material is coated on the alignment layer and the organic semiconductor material is heated to a temperate at which the organic semiconductor material changes into a liquid crystal phase. Thereafter, the organic semiconductor material is cooled rapidly. As a result, an organic semiconductor layer aligned in a direction along the channel length is obtained. Thereafter, a gate insulating film is formed on the organic semiconductor layer, and a gate electrode is formed on the gate insulating film.
- One of physical characteristics that determine the performance of the thin-film transistor is a carrier mobility of the semiconductor layer.
- the operating speed of the thin-film transistor increases with increasing carrier mobility of the semiconductor layer.
- the carrier mobility of the organic semiconductor layer is generally two or more orders of magnitude smaller than that of semiconductor layers formed of an inorganic material such as silicon, and thus it is very difficult to realize a thin-film transistor using an organic semiconductor layer having high performance and operable with a small driving voltage.
- the carrier mobility depends on the gate voltage applied to the semiconductor layer via the gate electrode and also on the relative dielectric constant and the thickness of the gate insulating layer. Thus, it is also important to select a proper material for the gate insulating layer and a proper process of producing the gate insulating layer. In this regard, it has been proposed to dispose an alignment layer such as that described above to align the organic semiconductor layer in a particular direction.
- the organic semiconductor layer when the organic semiconductor layer is formed, if the organic semiconductor material is exposed to a temperature higher than a temperate at which the organic semiconductor layer changes into a liquid crystal phase, the organic semiconductor layer is brought into a randomly aligned state, and, as a result, a great reduction in carrier mobility occurs. Besides, if the organic semiconductor layer is exposed to a temperature higher than that temperature, it loses properties of semiconductor. Another problem with the organic semiconductor layer is that it is easily damaged by an etchant such as a sulfuric acid used in photolithography process.
- an etchant such as a sulfuric acid used in photolithography process.
- An exemplary embodiment of the invention provides a thin-film transistor having good transistor characteristics and capable of operating with a low driving voltage, a method of producing such a thin-film transistor in an easy and highly reliable manner, a high-reliability electronic circuit, a display, and an electronic device.
- the invention can provide a thin-film transistor having an organic semiconductor layer including a channel region, a source region and a drain region formed such that the channel region is disposed between the source region and the drain region, a gate electrode corresponding to the channel region, and a gate insulating layer disposed between the gate electrode and the organic semiconductor layer and having an alignment surface layer on a side facing the organic semiconductor layer, the alignment surface layer serving to align the organic semiconductor layer.
- the thin-film transistor in this aspect of the invention has good transistor characteristics and can operate with a low driving voltage.
- the alignment surface layer may be formed by aligning the gate insulating layer in a particular direction, and the organic semiconductor layer may be aligned by the alignment surface in a direction along the particular direction.
- the alignment surface layer may be formed by forming a plurality of grooves in a particular direction on a surface, facing the organic semiconductor layer, of the gate insulating layer, and the organic semiconductor layer may be aligned in the particular direction by the alignment surface layer.
- the particular direction can be substantially parallel with a direction from one of the source region and the drain region to the other one. This allows the channel region to have a still higher carrier mobility, and thus the resultant thin-film transistor can have good transistor characteristics and can operate with a low driving voltage.
- the alignment surface layer of the gate insulating film is formed by performing alignment treatment on its surface facing the organic semiconductor layer. This makes it possible to impart a high alignment capability to the gate insulating layer.
- the gate insulating film is formed such that at least its surface layer facing the organic semiconductor layer is formed of an organic material including mainly a polyimide resin. This makes it possible to more easily impart a high alignment capability to the gate insulating layer. Furthermore, good adhesion is achieved between the gate insulating layer and the organic semiconductor layer.
- the gate insulating film includes a layer formed mainly of an inorganic material on a side opposite to the organic semiconductor layer. This makes it possible to well control the characteristics of the gate insulating layer. More specifically, the gate insulating layer can have a greater relative dielectric constant and can be well aligned, and thus a greater improvement in carrier mobility of the channel region can be achieved.
- the inorganic material includes silicon oxide or nitride oxide as a main ingredient. Those materials have a high relative dielectric constant.
- the organic material includes a polyimide resin as a main ingredient. This allows the gate insulating layer to be excellent also in terms of resistance to high temperature and resistance to chemicals.
- the polyimide resin can be formed of diallyl ketone. This allows the gate insulating layer to be easily aligned by means of optical alignment process.
- the gate insulating film is in contact with the organic semiconductor layer. This makes it possible for the organic semiconductor layer to have a better alignment capability.
- the organic semiconductor layer is formed mainly of an organic polymer material. This makes it possible to easily impart the alignment capability to the organic semiconductor layer.
- the source electrode and the drain electrode are each formed mainly of a conductive polymer material.
- the source region and the drain region are a source electrode and a drain electrode, respectively, formed such that the channel region is disposed between the source electrode and the drain electrode.
- the thin-film transistor according to the invention can include a substrate for supporting the organic semiconductor layer, the gate electrode, the gate insulating film, the source electrode and the drain electrode, wherein the relative location of the gate electrode with respect to the substrate is closer than that of the source electrode and the drain electrode is. That is, a thin-film transistor having a bottom gate structure can be advantageously achieved by the invention.
- the invention can also provide a method of producing a thin-film transistor, comprising the steps of forming a gate electrode, forming a gate insulating layer on the gate electrode, forming an organic semiconductor layer including a channel region on the gate insulating layer, and forming a source region and a drain region such that the channel region is disposed between the source region and the drain region.
- a method of producing a thin-film transistor comprising the steps of forming a gate electrode, forming a gate insulating layer on the gate electrode, forming an organic semiconductor layer including a channel region on the gate insulating layer, and forming a source region and a drain region such that the channel region is disposed between the source region and the drain region.
- the organic semiconductor layer at least a part, on a side facing the gate insulating layer, of the organic semiconductor layer is aligned.
- the organic semiconductor layer is formed such that the organic semiconductor layer is at least partially in contact with the gate insulating film and such that the organic semiconductor layer is aligned at least in its surface layer facing the gate insulating film.
- the method of producing a thin-film transistor according to the invention can further include performing an alignment treatment on a surface, facing the organic semiconductor layer, of the gate insulating layer, and after completion of the step of performing the alignment processing, the step of forming the source region and the drain region is performed such that the source region and the drain region are spaced apart from each other along the direction in which the surface of the gate insulating layer is aligned.
- the alignment treatment is performed by means of rubbing or optical alignment process. This makes it possible to more easily align the gate insulating film.
- the method of producing a thin-film transistor according to the invention can further include performing an alignment treatment at least on a surface, facing the organic semiconductor layer, of the gate insulating layer, after the step of forming the source region and the drain region.
- This makes it possible to impart a high alignment capability to the gate insulating film in a highly reliable fashion.
- the alignment treatment is performed by optical alignment process. This makes it possible to more surely impart a high alignment capability to the gate insulating film.
- a first layer including mainly an inorganic material is formed and then a second layer including mainly an organic material is formed on the first layer. This allows the gate insulating layer to have a high relative dielectric constant and a high alignment capability.
- the first layer is formed by a thermal oxidation method, a CVD method, a SOG method, or a polysilazane method.
- This method allows the first layer (inorganic layer) to be easily formed.
- an organic semiconductor material is heated to a temperature higher than a temperature at which the organic semiconductor material changes into a liquid crystal phase, and then the organic semiconductor material is cooled. This makes it possible for the organic semiconductor layer to have a better alignment characteristic.
- aspects of the invention can also provide an electronic circuit including the thin-film transistor described above. This makes it possible to realize an electronic circuit having high reliability.
- the invention also provides a display including the electronic circuit described above. This makes it possible to realize a display having high reliability.
- the invention also provides an electronic device including a power supply and a display according to the invention. This makes it possible to realize an electronic device having high reliability.
- FIG. 1 is a longitudinal sectional view of a thin-film transistor according to a first embodiment of the invention
- FIG. 2 is a diagram (longitudinal sectional view) illustrating a first method of producing the thin-film transistor shown in FIG. 1 ;
- FIG. 3 is a diagram (longitudinal sectional view) illustrating the first method of producing the thin-film transistor shown in FIG. 1 ;
- FIG. 4 is a diagram (longitudinal sectional view) illustrating a second method of producing the thin-film transistor shown in FIG. 1 ;
- FIG. 5 is a diagram (longitudinal sectional view) illustrating the second method of producing the thin-film transistor shown in FIG. 1 ;
- FIG. 6 is a longitudinal sectional view of a thin-film transistor according to the second embodiment of the invention.
- FIG. 7 is a diagram (longitudinal sectional view) illustrating a method of producing the thin-film transistor shown in FIG. 6 ;
- FIG. 8 is a longitudinal sectional view illustrating a display embodied as an electrophoresis display according to the invention.
- FIG. 9 is a bock diagram of an active matrix device disposed in the electrophoresis display shown in FIG. 8 ;
- FIG. 10 a perspective view illustrating an electronic device embodied in the form of a portable telephone according to the invention.
- FIG. 11 a perspective view illustrating an electronic device embodied in the form of a digital still camera according to the invention.
- FIG. 12 a perspective view illustrating an electronic device embodied in the form of an electronic book according to the invention.
- FIG. 13 a perspective view illustrating an electronic device embodied in the form of electronic paper according to the invention.
- FIG. 14 a perspective view illustrating an electronic device embodied in the form of an electronic notebook according to the invention.
- FIG. 15 a diagram illustrating an electronic device embodied in the form of a display according to the invention.
- FIG. 1 is a longitudinal sectional view of a thin-film transistor according to a first exemplary embodiment of the invention.
- FIGS. 2 and 3 are diagrams (longitudinal sectional views) illustrating a first method of producing the thin-film transistor shown in FIG. 1 .
- FIGS. 4 and 5 are diagrams (longitudinal sectional views) illustrating a second method of producing the thin-film transistor shown in FIG. 1 .
- expressions in terms of relative positions or relative direction, such as “up”, “upper”, “down”, “lower”, etc., used in the following description to indicate relative positions of various parts are defined such that “upper” and similar expressions denote upper parts in FIGS. 1 to 5 and “lower” and similar expressions denote lower parts.
- a thin-film transistor 1 includes a substrate 2 , an underlying layer 9 , a gate electrode 3 , a gate insulating layer 4 , a source electrode 5 , a drain electrode 6 , an organic semiconductor layer 7 , and a protective layer 8 , which are formed one on another in the order described above.
- the gate electrode 3 is formed on the substrate 2 via the underlying layer 9 , and, furthermore, the gate insulating film 4 is formed on the substrate 2 such that the gate electrode 3 is covered with the gate insulating film 4 .
- the source electrode 5 and the drain electrode 6 are formed on the gate insulating layer 4 such that they are separated from each other by a gap formed just above the gate electrode 3 .
- the organic semiconductor layer 7 is formed such that the source electrode 5 and the drain electrode 6 are covered with the organic semiconductor layer 7 .
- a region (above the gate electrode 3 ) between the source electrode 5 and the drain electrode 6 functions as a channel region 71 in which carriers are transported.
- the protective layer 8 is formed on the organic semiconductor layer 7 .
- the gate electrode 3 is located in a layer that is below the gate insulating layer 4 above which there is a layer in which the source electrode 5 and the drain electrode 6 are located.
- the layer in which the gate electrode 3 is formed is located closer to the substrate 2 than the layer of the source electrode 5 and the drain electrode 6 is.
- This structure of the thin-film transistor is referred to as a bottom gate structure.
- the structure of the thin-film transistor 1 is described in further detail below for each part thereof.
- the substrate 2 serves to support various layers (various parts) of the thin-film transistor 1 .
- the substrate 2 may be formed of, for example, glass, plastic (resin) such as polyethylene terephthalate (PET), polyethylene naphthalate (PEN), polyeter sulfone (PES), or aromatic polyester (liquid crystal polymer), quartz, silicon, or gallium arsenide.
- plastic resin
- PET polyethylene terephthalate
- PEN polyethylene naphthalate
- PES polyeter sulfone
- aromatic polyester liquid crystal polymer
- quartz silicon
- gallium arsenide gallium arsenide
- the underlying layer 9 is formed on the substrate 2 .
- the underlying layer 9 serves to prevent ions from being diffused from the surface of the substrate 2 and also serves to improve the adhesion between the gate electrode 3 and the substrate 2 .
- silicon oxide or silicon nitride is preferably used when the substrate 2 is made of glass.
- the thickness (average thickness) of the underlying layer 9 is preferably set in the range from 1 to 500 nm, and more preferably in the range from 10 to 300 nm.
- the underlying layer 9 is not necessarily needed, and it may be omitted.
- the gate electrode 3 is formed on the underlying layer 9 .
- the electrode 3 may be formed of, for example, a metal such as Pd, Pt, Au, W, Ta, Mo, Al, Cr, Ti, or Cu, an alloy of two or more of such metals, a carbon material such as carbon black, carbon nanotube, or fullerene, polythiophene such as polyacetylene, polypyrrole, or PEDOT (poly-ethylenedioxythiophene), a conductive polymer material such as polyaniline, poly(p-phenylene), poly(p-phenylenevinylene), polyfluorene, polycarbazole or polysilane, or a derivative thereof.
- a metal such as Pd, Pt, Au, W, Ta, Mo, Al, Cr, Ti, or Cu
- a carbon material such as carbon black, carbon nanotube, or fullerene
- polythiophene such as polyacetylene, polypyrrole, or PEDOT (poly-ethylenedioxy
- the thickness (average thickness) of the gate electrode 3 , the source electrode 5 , and the drain electrode 6 is preferably selected within a range from 0.1 to 2000 nm, and more preferably within a range from 1 to 1000 nm.
- the gate insulating layer 4 is formed on the underlying layer 9 such that the gate electrode 3 is covered with the gate insulating film 4 .
- the gate insulating film 4 serves to isolate the gate electrode 3 from the source electrode 5 and the drain electrode 6 and also servers to align the organic semiconductor layer 7 which will be formed on the gate insulating film 4 . That is, the gate insulating film 4 functions as both the insulating film and the alignment layer.
- the gate insulating film 4 is aligned such that at least its upper surface and nearby portion 41 (facing the organic semiconductor layer 7 ) is aligned in a predetermined direction substantially parallel with the direction of the gate length (in a direction from to left in FIG. 1 ) of the channel region 71 .
- the organic semiconductor layer 7 is also aligned in a direction parallel with the direction in which the gate insulating film 4 is aligned, that is, in a direction substantially parallel with the direction of the gate length of the channel region 71 . This allows the channel region 71 to have a particularly high carrier mobility.
- the gate insulating film 4 does not necessarily need to be aligned over all area of the gate insulating film 4 , but it is sufficient if at least a part thereof corresponding to the channel region 71 of the organic semiconductor layer 7 is aligned.
- the gate insulating film 4 is mainly formed of an organic material (and more preferably, of an organic polymer material).
- an organic polymer material as a main material makes it possible to easily form the gate insulating layer 4 and also makes it possible to easily align it. Furthermore, good adhesion is achieved between the gate insulating layer 4 and the organic semiconductor layer 7 formed on the gate insulating layer 4 .
- organic polymer materials for the above purpose include a polyimide resin, a polyamide-imide resin, and polytetrafluoroethylene.
- resin materials may be used singly or any combination of two or more of such resin materials may be used.
- a polyamide-imide resin is more preferable.
- Use of a polyamide-imide resin as the main material for the gate insulating layer 4 allows the resultant gate insulating layer 4 to have, in addition to the advantages described above, an additional advantage that the gate insulating layer 4 has high resistance to temperature and chemicals.
- the thickness is preferably selected in the range from 10 to 500 nm and more preferably in the range from 50 to 1000 nm If the thickness of the gate insulating layer 4 is set within the preferable range described above, the gate electrode 3 can be isolated from the source electrode 5 and the drain electrode 6 in a highly reliable fashion without causing an increase in size (particular thickness) of the thin-film transistor 1 .
- the source electrode 5 and the drain electrode 6 are formed on the gate insulating layer 4 such that they are spaced apart from each other by a predetermined distance in a direction parallel to the alignment direction of the gate insulating layer 4 .
- the source electrode 5 and the drain electrode 6 can be formed of a material properly selected depending on the method of producing the thin-film transistor 1 as is described below.
- a conductive polymer material is preferably used as a main material of the source electrode 5 and the drain electrode 6 .
- a film can be formed by coating (solution process) without needing high-temperature treatment, and thus it is possible to form the source electrode 5 and the drain electrode 6 without causing degradation of the alignment characteristics of the gate insulating film 4 .
- conductive polymer materials for the gate electrode 3 are also usable for the source electrode 5 and the drain electrode 6 .
- the advantage of metal materials is that it is possible to easily produce the source electrode 5 and the drain electrode 6 with high dimensional accuracy in a highly reliable fashion by using a film formation process such as plasma CVD or sputtering. This makes it possible that the distance (channel length) between the source electrode 5 and the drain electrode 6 is set to a rather small value, which results in a reduction in driving voltage, an improvement in transistor characteristic, and an increase in integration density of the thin-film transistor 1 .
- the above-described specific examples of metal materials for the gate electrode 3 are also usable for the source electrode 5 and the drain electrode 6 .
- the organic semiconductor layer 7 is disposed on the gate insulating film 4 such that the source electrode 5 and the drain electrode 6 are covered with the organic semiconductor layer 7 and such that the organic semiconductor layer 7 is in contact with the gate insulating film 4 .
- An organic semiconductor material (organic material behaving as a semiconductor in electrical conduction) is used as a main material of the organic semiconductor layer 7 .
- the channel region 71 of the organic semiconductor layer 7 is aligned by the alignment capability of the gate insulating film 4 in a direction substantially parallel to the channel length direction. This allows the channel region 71 to have a high carrier mobility, and thus allows the thin-film transistor 1 to have good transistor characteristics and to operate with a low driving voltage.
- organic semiconductor materials for the above purpose include a low-molecular organic semiconductor material such as naphthalene, anthracene, tetracene, pentacene hexacene phthalocyanine, perylene hydrazone, triphenylmethane, diphenyl methane, stilbene, arylvinyl pyrazoline, triphenylamine, or triarylamine or a derivative thereof, and an organic polymer semiconductor material such as poly-N-vinylcarbazol, polyvinyl pyrene, polyvinylanthracene, polythiophene, poly(p-phenylenevinylene), pyrene formaldehyde resin, ethylcarbazole formaldehyde resin, or fluorene-bithiophene copolymer or a derivative thereof.
- organic semiconductor material may be used singly or any combination of two or more of such organic semiconductor materials may be used. Of those materials, organic polymer semiconductor
- the resultant organic semiconductor layer 7 can be thin, light, and flexible, and thus the resultant thin-film transistor can advantageously used as a switching device of a flexible display.
- the thickness (average thickness) of the organic semiconductor layer 7 is preferably selected in the range from 0.1 to 1000 nm and more preferably in the range from 1 to 100 nm.
- the organic semiconductor layer 7 does not necessarily need to be formed such that the source electrode 5 and the drain electrode 6 are coved with the organic semiconductor layer 7 , but it is sufficient if the organic semiconductor layer 7 is disposed at least in the region (channel region 71 ) between the source electrode 5 and the drain electrode 6 .
- the protective layer 8 is formed on the organic semiconductor layer 7 .
- the protective layer 8 serves to protect various layers of the thin-film transistor 1 .
- materials of the protective layer 8 include polyolefin such as polyethylene, polypropylene, or ethylene-vinyl acetate copolymer, s liquid crystal polymer such as denatured polyolefin polyamide (for example, Nylon 6, Nylon 46, Nylon 66, Nylon 610, Nylon 612, Nylon 11, Nylon 12, Nylon 6/12, or Nylon 6/66), thermoplastic polyimide, or aromatic polyester, polyphenylene oxide, polyphenylene sulfide, polycarbonate, poly methyl methacrylate (PMMA), polyeter, polyetheretherketone, polyetherimide, polyacetal, thermoplastic elastomer such as styrene thermoplastic elastomer, polyolefin thermoplastic elastomer, polyvinyl chloride thermoplastic elastomer, polyurethane thermoplastic elast
- the thickness (average thickness) of the protective layer 8 is preferably selected in the range from 1 to 500 nm and more preferably in the range from 10 to 300 nm.
- the protective layer 8 is not necessarily needed, and it may be omitted.
- the current flowing between the source electrode 5 and the drain electrode 6 is controlled by controlling the voltage applied to the gate electrode 3 .
- the thin-fihn transistor 1 when no voltage is applied to the gate electrode 3 , the thin-fihn transistor 1 is in a OFF state. In this state, there is substantially no carrier in the organic semiconductor layer 7 , and thus substantially no current flows even if a voltage is applied between the source electrode 5 and the drain electrode 6 .
- a voltage is applied to the gate electrode 3 such that the thin-film transistor 1 is brought into a ON state, charge is induced in the organic semiconductor layer 7 in its surface region facing the gate insulating layer 4 , and a channel region (path of carriers) 71 is formed. In this state, if a voltage is applied between source electrode 5 and the drain electrode 6 , a current flows through the channel region 71 .
- the thin-film transistor 1 having the structure described above can be produced as follows. First, a first method of producing the thin-film transistor 1 is described.
- the underlying layer 9 is formed on the substrate 2 .
- the formation of the underlying layer 9 can be accomplished, for example, by a thin-film formation process, such as CVD, sputtering, or vacuum evaporation, a spin-on-glass (SOG) process, or a wet process.
- a thin-film formation process such as CVD, sputtering, or vacuum evaporation, a spin-on-glass (SOG) process, or a wet process.
- the gate electrode 3 is then formed on the underlying layer 9 as follows.
- a metal film (metal layer) is formed on the underlying layer 9 by means of, for example, chemical vapor deposition (CVD) such as plasma CVD, thermal CVD, or laser CVD, dry plating such as vacuum evaporation, sputtering (low-temperature sputtering), or ion plating, wet plating such as electrolytic plating, immersion plating, or electroless plating, puttering, sol-gel process, MOD process, or bonding of a metal foil.
- CVD chemical vapor deposition
- thermal CVD thermal CVD
- laser CVD dry plating
- dry plating such as vacuum evaporation, sputtering (low-temperature sputtering), or ion plating
- wet plating such as electrolytic plating, immersion plating, or electroless plating, puttering, sol-gel process, MOD process, or bonding of a metal foil.
- a resist is coated on the metal film and baked such that a resist pattern corresponding to the shape of the gate electrode 3 is formed. Unnecessary portions of the metal film are then removed using the resist pattern as a mask.
- the removal of the unnecessary portions of the metal film can be accomplished, for example, by physical etching such as plasma etching, reactive ion etching, beam etching, or photo-assisted etching, or chemical etching, such as wet etching. Of those etching processes, one may be used or a combination of two or more those etching processes may be employed.
- the gate electrode 3 may also be formed, for example, by coating (applying) a conductive material including conductive particles on the underlying layer 9 and then performing proper post-processing (for example, heating, irradiation with an infrared ray, or applying of ultrasonic wave) on the coated conductive material.
- the coating of the conductive material can be accomplished, for example, by spin coating, casting, micro gravure coating, gravure coating, bar coating, roll coating, wire bar coating, dip coating, spray coating, screen printing, flexographic printing, offset printing, ink-jet printing, or micro contact printing.
- the coating may be performed by one of the coating methods described above or any combination of two or more of the methods.
- the gate insulating layer 4 is further formed on the underlying layer 9 .
- a solution containing an organic polymer or a precursor thereof is first coated (applied) on the underlying layer 9 using a proper coating method selected from the coating methods described above such that the gate electrode 3 is covered with the coated solution, and then proper post-processing (for example, heating, irradiation with an infrared ray, or applying of ultrasonic wave) is performed on the coated film.
- alignment treatment such as rubbing is performed on the upper surface 41 (the surface opposite to the substrate 2 ) of the gate insulating layer 4 such that the upper surface 41 and its nearby portion of the gate insulating layer 4 is aligned in a predetermined direction (parallel with a direction from left to right in FIG. 2 ).
- alignment treatment such as rubbing is performed on the upper surface 41 (the surface opposite to the substrate 2 ) of the gate insulating layer 4 such that the upper surface 41 and its nearby portion of the gate insulating layer 4 is aligned in a predetermined direction (parallel with a direction from left to right in FIG. 2 ).
- rubbing is performed as follows.
- a rotating roller 910 around which a cloth 900 of polyamide (Nylon) or the like is wound is pressed against the gate insulating layer 4 such that the gate insulating layer 4 is pushed into the cloth 900 to a particular depth thereby rubbing the upper surface 41 of the gate insulating layer 4 in a particular direction.
- the rubbing conditions are properly determined depending on the material of the gate insulating layer 4 . Specific rubbing conditions are described below by way of example, but not by way of limitation.
- the pushing depth is preferably selected in the range from 0.01 to 1 mm and more preferably in the range from 0.1 to 5 mm.
- the rotation speed is preferably selected in the range from 10 to 5000 rpm and more preferably in the range from 100 to 1000 rpm.
- the feeding speed is preferably selected in the range from 0.01 to 50 m/min and more preferably in the range from 0.1 to 10 m/min.
- the alignment process may also be performed using an optical alignment process which will be described later in the second production method.
- an optical alignment process which will be described later in the second production method.
- the thin grooves are formed such that they extend in a direction substantially parallel with the direction from one of the source region and the drain region to the other.
- their depth and pitch are optimized depending on the manner in which to align the organic semiconductor layer.
- the source electrode 5 and the drain electrode 6 are formed on the gate insulating layer 4 such that the source electrode 5 and the drain electrode 6 are spaced apart from each other in a direction parallel with the direction in which the gate insulating layer 4 is aligned.
- the source electrode 5 and the drain electrode 6 can be formed using a similar process to that used to form the gate insulating layer 4 .
- a direct formation method such as the ink-jet printing method or the micro contact printing method, is preferable in that the source electrode 5 and the drain electrode 6 can be formed without causing degradation in alignment of the gate insulating layer 4 aligned in the previous step.
- the organic semiconductor layer 7 can be formed such that the source electrode 5 and the drain electrode 6 are covered with the organic semiconductor layer 7 and such that the organic semiconductor layer 7 is in contact with the gate insulating layer 4 .
- the channel region 71 is formed between the source electrode 5 and the drain electrode 6 (at a location corresponding to the gate electrode 3 ).
- the organic semiconductor layer 7 can be formed using a similar process to that used to form the gate insulating layer 4 .
- a coated film of an organic semiconductor material is preferably heated to a temperature higher than a temperature at which the organic semiconductor material changes into a liquid crystal phase, and then the film is cooled (preferably rapidly). This process allows the organic semiconductor layer 7 to be well aligned in a direction parallel with the direction in which the gate insulating film 4 , that is, in the direction of the channel length of the channel region 71 (in the direction from left to right in FIG. 3 ).
- the organic semiconductor material changes into the liquid crystal phase at 280° C.
- the heating is not necessarily needed, but it can be performed as required.
- the heating process may be omitted.
- the method of aligning the organic semiconductor layer 7 is not limited to the rapid cooling described above.
- An example of alternative methods is to pass a current between the source electrode and the drain electrode while heating the organic semiconductor material thereby aligning the organic semiconductor layer 7 into a direction along the channel length of the channel region 71 .
- Another example is to apply a magnetic field to the organic semiconductor material in a direction along the channel length of the channel region 71 of the thin-film transistor 1 while heating the organic semiconductor material.
- the region in which the organic semiconductor layer 7 is formed is not limited to that shown in the figure.
- the organic semiconductor layer 7 may be formed only in the region (the channel region 71 ) between the source electrode 5 and the drain electrode 6 . This is preferable when a plurality of thin-film transistors 1 (devices) are formed side by side on the same substrate, because the organic semiconductor layers 7 are formed separately for the respective devices and thus leakage currents or crosstalk among devices can be suppressed. Furthermore, the necessary amount of the organic semiconductor material can be minimized, and thus a reduction in production cost is achieved.
- the protective layer 8 is formed on the organic semiconductor layer 7 .
- the protective layer 8 can be formed in a similar manner to the gate insulating film 4 . Via the process described above, the thin-film transistor 1 according to the first exemplary embodiment is obtained.
- the organic semiconductor layer 7 is formed after the formation of the gate insulating film 4 .
- the conditions of forming the gate electrode 3 and the conditions of forming the gate insulating layer 4 such as the formation temperature and the etching solution, can be selected without concern for the possibility of causing degradation in alignment characteristic or other characteristics of the organic semiconductor layer 7 .
- This makes it possible to form the gate electrode 3 and the gate insulating layer 4 having optimum sizes using an optimum material, and thus it becomes possible to achieve a high carrier mobility in the channel region 71 .
- the second production method is similar to the first production method except that the alignment treatment on the gate insulating layer 4 is performed after the source electrode 5 and the drain electrode 6 are formed on the gate insulating layer 4 .
- the underlying layer is formed in a similar manner to the step described above.
- the gate electrode is formed in a similar manner to the step described above.
- the gate insulating film is formed in a similar manner to the step described above.
- the alignment treatment on the gate insulating layer 4 is performed in a later step after the source electrode 5 and the drain electrode 6 are formed. Therefore, it is desirable that the material of the gate insulating layer 4 be properly selected from the above-described materials so that the gate insulating layer 4 can be aligned in the alignment process performed after the source electrode 5 and the drain electrode 6 are formed.
- a preferable material is a polyimide resin in the form of diallyl ketone.
- a polyimide resin in the form of diallyl ketone is used as a main material of the gate insulating layer 4 , it is possible to easily and well align the gate insulating layer 4 by means of an optical alignment process.
- the source electrode and the drain electrode are formed in a similar manner to the step described above.
- Alignment treatment by optical alignment is performed on the upper surface 41 of the gate insulating layer 4 such that the upper surface 41 , and a nearby portion of the gate insulating layer 4 are aligned in the same direction as the direction from the source electrode 5 to the drain electrode or as the direction from the drain 6 to the source electrode 5 (from left to right or from right to left, in FIG. 5 ) that is, in a direction substantially parallel with the direction of the gate length of the channel region 71 .
- the gate insulating layer 4 that is electrically insulating and is aligned in the particular direction is obtained.
- the gate insulating layer 4 is directly illuminated with polarized light emitted from a polarized light source 920 thereby causing reaction to occur selectively in polymer chains extending in the same direction as the direction the light is polarized.
- the optical alignment process allows the gate insulating layer 4 to be aligned without creating dust from the gate insulating layer 4 and without generating static charge. This prevents degradation in performance of the thin-film transistor 1 .
- the optical alignment process on the gate insulating layer 4 is performed while heating the gate insulating layer 4 .
- the temperate at which heating is performed the temperature is preferably selected in the range from 50 to 300° C., and more preferably in the range from 100 to 200° C.
- the organic semiconductor layer is formed in a similar manner to the step described above.
- the protective layer is formed in a similar manner to the step described above. Via the process described above, the thin-film transistor 1 according to the first exemplary embodiment is obtained.
- the second production method also has advantages similar to those of the first production method described above.
- FIG. 6 is a longitudinal sectional view of the thin-film transistor according to the second embodiment of the invention.
- FIG. 7 is a diagram (longitudinal sectional view) illustrating a method of producing the thin-film transistor shown in FIG. 6 . Note that expressions in terms of relative positions or relative direction, such as “up”, “upper”, “down”, “lower”, etc., used in the following description to indicate relative positions of various parts are defined such that “upper” and similar expressions denote upper parts in FIGS. 6 and 7 and “lower” and similar expressions denote lower parts.
- the description is focused on differences from the first exemplary embodiment described above, and similar parts are not described.
- the thin-film transistor 1 according to the second embodiment is similar to that according to the first exemplary embodiment except for the structure of the gate insulating layer 4 .
- the gate insulating film 4 includes an inorganic layer (first layer) 42 mainly formed of an inorganic material on a side facing the gate electrode 3 , and also includes an organic layer (second layer) 43 mainly formed of an organic material on a side facing the organic semiconductor layer 7 .
- the inorganic layer 42 is formed of an insulating inorganic material having a high relative dielectric constant. This allows a further improvement in carrier mobility in the channel region 71 .
- inorganic materials include SiO 2 (silicon dioxide), Si 2 N 3 (silicon nitride), Al 2 O 3 , Ta 2 O 5 , BST, and PZT.
- SiO 2 silicon dioxide
- Si 2 N 3 silicon nitride
- Al 2 O 3 aluminum oxide
- Ta 2 O 5 aluminum oxide
- BST BST
- PZT PZT
- One of such materials may be used singly or any combination of two or more materials may be used. Of those materials, it is preferable to use SiO 2 or Si 2 N 3 as a main material. Those two materials have especially high insulation.
- the organic layer 43 may be formed in a similar manner to that of the gate insulating layer 4 according to the first embodiment described above.
- the gate insulating layer 4 is formed in a two-layer structure including the inorganic layer 42 and the organic layer 43 such that the inorganic layer 42 allows the gate insulating layer 4 to have a high relative dielectric constant and the organic layer 43 allows the gate insulating layer 4 to have high capability of causing the organic semiconductor layer 7 to be aligned.
- the resultant gate insulating layer 4 has high quality that allows the channel region 71 to have a high carrier mobility.
- the thin-film transistor 1 having the structure described above can be produced as follows.
- the underlying layer is formed in a similar manner to the step described above.
- the gate electrode is formed in a similar manner to the step described above.
- the inorganic layer 42 is formed.
- Various film formation methods may be used to form the inorganic layer 42 .
- the inorganic layer may be formed by means of a thermal oxidation method, a CVD method, a SOG method, or a polysilazane method. By using one of those methods, the inorganic layer 42 can be easily formed.
- the organic layer 43 is formed in a similar manner to the step described above. Thereafter, formation of the source electrode 5 and the drain electrode 6 , alignment treatment on the gate insulating layer 4 , formation of the organic semiconductor layer 7 , heat treatment on the organic semiconductor layer 7 , and formation of the protective layer 8 are performed (not shown). Via the process described above, the thin-film transistor 1 according to the second embodiment is obtained.
- the second embodiment described above can also provide advantages similar to those provided by the first production method.
- the display can include an active matrix device (an electronic circuit according to the invention) including a thin-film transistor 1 similar to one of those described above.
- an electrophoretic display is taken as a typical example of the display according to the invention.
- FIG. 8 is a longitudinal sectional view showing a display embodied in the form of an electrophoretic display according to an exemplary embodiment of the invention.
- FIG. 9 is an exemplary bock diagram of an active matrix device disposed in the electrophoresis display shown in FIG. 8 .
- the electrophoretic display 20 shown in FIG. 8 can include the active matrix device 60 disposed on a second substrate 22 .
- the electrophoretic display 20 further includes a second electrode 24 , a microcapsule 40 , a first electrode 23 transparent to light, and a first substrate 21 transparent to light, wherein those are formed one on another in the above-descried order on the active matrix device 60 .
- the second electrode 24 is divided vertically and horizontally at regular intervals into the form of a matrix array. Each element of the array of the second electrode 24 is in contact with corresponding one of operating electrodes 64 disposed on the active matrix device 60 .
- the operating electrode 64 are formed by patterning such that the respective operating electrode 64 are disposed at the same intervals as those at which the respective elements of the second electrode 24 are disposed, and such that the respective operating electrode 64 are disposed at locations corresponding to the locations of the corresponding elements of the second electrode 24 .
- the active matrix device 60 includes a plurality of data lines 61 and a plurality of scanning lines 62 crossing the data lines 61 at right angles
- a thin-film transistor (serving as a switching device) 1 and an operating electrode 64 are disposed near each intersection of the data lines 61 and the scanning lines 62 .
- the gate electrode 3 of the thin-film transistor 1 is connected to corresponding one of the scanning lines 62 , one of the source electrode 5 and the drain electrode 6 is connected to corresponding one of the data lines. 61 , and the other is connected to corresponding one of the operating electrode 64 .
- each capsule 40 two or more different types of electrophoretic particles are encapsulated. Each type of electrophoretic particles is different in characteristics from the other types of electrophoretic particles.
- a liquid dispersion of electrophoretic particles 10 including two types of electrophoretic particles 25 a and 25 b different in charge and color (hue) is encapsulated in each capsule 40 .
- this electrophoretic display 20 if a selection signal (selection voltage) is applied to one or more scanning lines 62 , thin-film transistors 1 connected to the one or more scanning lines 62 to which the selection signal (selection voltage) is applied are turned on.
- electrophoretic display 20 use of different colors for the respective types of electrophoretic particles 25 a and 25 b makes it possible to display a multi-level image.
- the provision of the active matrix device 60 makes it possible to selectively turn on/off the thin-film transistors 1 connected to a particular scanning line 62 at a high operating speed without creating significant crosstalk, thereby making possible to display a high-quality image (information).
- the electrophoretic display 20 according to the embodiment can be operated by a low driving voltage, and thus a reduction in power consumption is achieved.
- the electrophoretic display 20 may be disposed in various types of electronic devices. Some examples of electronic devices using the electrophoretic display 20 are described below.
- FIG. 10 a perspective view illustrating a portable telephone embodied as an electronic device according to an embodiment of the invention is described.
- the portable telephone 300 includes a plurality of operation control buttons 301 , an ear piece 302 , a mouthpiece 303 , and a display panel 304 .
- the display panel 304 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20 .
- FIG. 11 is a perspective view illustrating a digital still camera embodied as an electronic device according to an embodiment of the invention. Note that the digital still camera viewed from its rear side is shown in FIG. 11 , and its front side is hidden in the figure. FIG. 11 also shows a manner in which the digital still camera is connected to an external device.
- the digital still camera 400 includes a case 401 , a display panel 402 disposed on the rear surface of the case 401 , an optical imaging unit 403 disposed on the front surface (hidden in FIG. 11 ) of the case 401 , a shutter button 404 , and a circuit board 405 .
- the optical imaging unit 403 can include, for example, an optical lens, a CCD (Charge Coupled Device), etc.
- the display panel 402 displays an image in accordance with an image signal output from the CCD.
- an image signal output from the CCD is sent to the circuit board 405 and stored thereon.
- a video signal output terminal 406 and a data communication input/output terminal 407 are disposed on a side face of the case 401 .
- a television monitor 406 A or the like is connected to the video signal output terminal 406
- a personal computer 407 A or the like is connected to the input/output terminal 407 .
- an image signal stored in a memory on the circuit board 405 is output to the television monitor 406 A or the personal computer 407 A.
- the display panel 402 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20 .
- FIG. 12 a perspective view illustrating an electronic device embodied in the form of an electronic book according to the invention.
- the electronic book 500 can include a frame 501 in the form of a book, and a cover 502 pivotably attached (openably/closably attached) to the frame 501 .
- the frame 501 can include a display 503 whose display screen is exposed in FIG. 12 , and an operation control panel 504 .
- the display 503 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20 .
- FIG. 13 a perspective view illustrating an electronic device embodied in the form of electronic paper according to the invention.
- the electronic paper 600 includes a main part 601 in the form of a rewritable sheet having a feel similar to paper and being flexible, and a display unit 602 .
- the display unit 602 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20 .
- FIG. 14 a perspective view illustrating an electronic device embodied in the form of an electronic notebook according to the invention.
- the electronic notebook 700 includes a cover 701 and a bundle of electronic paper 600 .
- Each electronic paper of the bundle 600 is similar to the electronic paper described above with reference to FIG. 13 .
- a plurality of sheets of electronic paper are bounded bound and covered with the cover 701 .
- the cover 701 has input means for inputting data to be displayed whereby the content to be displayed can be changed without opening the bundle of electronic paper 600 .
- each electronic paper of the bundle 600 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20 .
- FIGS. 15 ( a ) and 15 ( b ) are a cross-sectional view and a plan view, respectively, illustrating an electronic device embodied in the form of a display according to the invention.
- the display 800 includes a main part 801 and electronic paper 600 detachably attached to the main part 801 .
- the electronic paper 600 is similar to that described above with reference to FIG. 13 .
- An insertion slot 805 through which to insert the electronic paper 600 into the main part 801 is formed on a side (right-hand side in FIG. 15 ) of the main part 801 .
- Two transport roller pairs 802 a and 802 b are disposed inside the main part 801 . If the electronic paper 600 is inserted into the main part 801 via the insertion slot 805 , the electronic paper 600 is set in the main part 801 in a state in which the electronic paper 600 is pinched by the transport roller pairs 802 a and 802 b.
- a rectangular-shaped window 803 is formed in a front panel (disposed parallel to the page of FIG. 15 ( b )) of the main part 801 , and a transparent glass plate 804 is fit in the window 803 such that the electronic paper 600 set in the main part 801 can be viewed from the outside through the transparent glass plate 804 .
- a display screen is realized by disposing the electronic paper 600 in the main part 801 such that the electronic paper 600 can be viewed through the transparent glass plate 804 .
- Terminals 806 are disposed on the leading end (on the left-hand side of FIG. 15 ) of the electronic paper 600 , and a socket 807 for receiving the terminals 806 of the electronic paper 600 set in the main paper 801 is disposed inside the main part 801 .
- the socket 807 is electrically connected with a controller 808 and an operation control panel 809 .
- the electronic paper 600 can be removed from the main part 801 and can be carried by a user.
- the electronic paper 600 can be formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20 .
- the electronic device including a power supply is not limited to those described above, but the electronic device can be embodied in other various forms such as a television set, a video tape recorder with a display serving as a viewfinder/monitor, a car navigation system, a pager, an electronic notepad, a calculator, an electronic newspaper, a word processor, a personal computer, a workstation, a video telephone, a POS terminal, and a device with a touch panel.
- the electrophoretic display (the display according to the invention) 20 can be used as a display in those electronic devices described above.
- the thin-film transistor according to the invention may be used to drive a pixel or may be used to form a driving circuit.
- the display according to the invention is not limited to the electrophoretic display 20 , but the display may also be realized in different forms such as a liquid crystal display (of the transmissive type or reflective type), or an EL display using an organic or inorganic EL material.
- the thin-film transistor the method of producing the thin-film transistor, the electronic circuit, the display, and the electronic device according to the invention have been described above with reference to specific embodiments, the invention is not limited to the details of those embodiments, but respective parts may be replaced with other parts equivalent in function, and another part may be added.
- I-1 First, an underlying layer with an average thickness of 100 nm was formed by depositing SiO 2 on a glass substrate by means of CVD process.
- I-3 A solution of a precursor of polyimide was coated by means of spin coating on the underlying layer such that the gate electrode was covered. Thereafter, heat treatment was performed at 200° C. for 1 hour thereby forming a gate insulating layer with an average thickness of 200 nm.
- the upper surface of the gate insulating layer was rubbed using a rubbing apparatus to align the upper surface and a neighboring portion of the gate insulating layer into a predetermined direction.
- the rubbing conditions were set as follows. The pushing depth was 0.4 mm, the rotation speed was 600 rpm, and the feeding speed was 1 m/min.
- a source electrode and a drain electrode were formed on the gate insulating layer such that the source electrode and the drain electrode were spaced apart from each other in a direction parallel with the alignment direction of the gate insulating layer. Interconnection lines connected with those electrodes were also formed.
- PEDOT poly-ethylenedioxythiophene
- step II-1 A step similar to step I-1 was performed.
- step II-2 A step similar to step 1 -2 was performed.
- a Au film with an average thickness of 50 nm was formed on the gate insulating layer by means of vacuum evaporation, and the Au film was patterned using photolithography process so as to form a source electrode, a drain electrode, and interconnection lines connected respectively with the source electrode and the drain electrode.
- the gate insulating layer While heating the gate insulating layer at 180° C., the gate insulating layer was illuminated with polarized light emitted from a polarized light source, thereby aligning the upper surface and a neighboring portion of the gate insulating layer in a direction parallel with the direction of the channel length of the channel region. Thereafter, the gate insulating layer was self-cooled to a temperate lower than the glass transition point thereof.
- step II-6 A step similar to step I-6 was performed.
- step II-7 A step similar to step I-7 was performed.
- step III-1 A step similar to step I-1 was performed.
- step III-2 A step similar to step I-2 was performed.
- SiO 2 was deposited on an underlying layer by means of CVD process using TEOS (tetraethoxysilane) as a source material such that a gate electrode was covered, thereby forming an inorganic layer with an average thickness of 200 nm.
- TEOS tetraethoxysilane
- a solution of a precursor of polyimide was coated by means of spin coating on the inorganic layer.
- heat treatment was performed at 200° C. for 1 hour thereby forming an organic layer with an average thickness of 20 nm.
- step III-4 A step similar to step I-4 was performed.
- step III-5 A step similar to step I-5 was performed.
- step III-6 A step similar to step I-6 was performed.
- step III-7 A step similar to step 1 -7 was performed.
- the carrier mobility in the channel region of the organic semiconductor layer was measured for the thin-film transistors produced in Example 1 to Example 3.
- the measurement of the carrier mobility was performed using a parameter analyzer 4156C available from Agilent Technologies Co.
- the measurement results showed that the channel region of the organic semiconductor layer had a high enough carrier mobility in the range of 0.007 to 0.02 cm 2 /Vs for all thin-film transistors produced in Example 1 to Example 3.
Abstract
Aspects of the invention can provide a thin-film transistor having good transistor characteristics and operable with a low driving voltage, a method of producing such a thin-film transistor, a high-reliability electronic circuit, a display, and an electronic device. In an exemplary thin-film transistor according to the invention, a gate electrode can be formed on a substrate via an underlying layer, and a gate insulating layer can be formed on the substrate such that the gate electrode is covered with the gate insulating layer. A source electrode and a drain electrode are formed on the gate insulating layer such that they are separated from each other by a gap formed just above the gate electrode. An organic semiconductor layer can be formed thereon such that the electrodes are covered with the organic semiconductor layer. A region between the electrodes of the organic semiconductor layer functions as a channel region. A protective layer can be arranged on the organic semiconductor layer. This thin-film transistor is characterized in that the organic semiconductor layer is formed after the gate insulating layer is formed, and the gate insulating layer has the capability of causing the organic semiconductor layer to be aligned.
Description
- 1. Field of Invention
- An aspect of the invention relates to a thin-film transistor, a method of producing a thin-film transistor, an electronic circuit including a thin-film transistor, a display including a thin-film transistor, and an electronic device including a thin-film transistor.
- 2. Description of Related Art
- In recent years, thin-film transistors using an organic material behaving as a semiconductor in electrical conduction (organic semiconductor material) have been developed. Thin-film transistors of this type have an advantage that a semiconductor layer can be produced by a process using a solution without needing a high-temperature process or a high-vacuum process. The thin-film transistors of this type are also advantageous in that they can be in a thin and light form, they have good flexibility, and they need low material cost. Because of those advantages, they are expected to be used as switching devices in a flexible display or the like.
- It has been proposed to produce a thin-film transistor using organic materials for its gate electrode, gate insulating layer, source electrode, drain electrode, organic semiconductor layer, and alignment layer. An example of such a thin-film transistor may be found, for example, in 2000 International Electron Device Meeting Technical Digest, p. 623-626. This thin-film transistor can produced by the following production process.
- First, a partition wall, which will be converted in a next step into an alignment layer, is formed on a substrate such that an area in which to form a source and an area in which to form a drain are surrounded by the partition wall, and a source electrode and a drain electrode are formed in the respective areas surrounded by the partition wall. The partition wall is then rubbed in a direction parallel to a channel direction thereby converting the partition wall into an alignment layer.
- Thereafter, an organic semiconductor material is coated on the alignment layer and the organic semiconductor material is heated to a temperate at which the organic semiconductor material changes into a liquid crystal phase. Thereafter, the organic semiconductor material is cooled rapidly. As a result, an organic semiconductor layer aligned in a direction along the channel length is obtained. Thereafter, a gate insulating film is formed on the organic semiconductor layer, and a gate electrode is formed on the gate insulating film.
- One of physical characteristics that determine the performance of the thin-film transistor is a carrier mobility of the semiconductor layer. The operating speed of the thin-film transistor increases with increasing carrier mobility of the semiconductor layer. However, the carrier mobility of the organic semiconductor layer is generally two or more orders of magnitude smaller than that of semiconductor layers formed of an inorganic material such as silicon, and thus it is very difficult to realize a thin-film transistor using an organic semiconductor layer having high performance and operable with a small driving voltage.
- To improve the carrier mobility, investigation on many types of organic materials for organic semiconductor layers has been made. The carrier mobility depends on the gate voltage applied to the semiconductor layer via the gate electrode and also on the relative dielectric constant and the thickness of the gate insulating layer. Thus, it is also important to select a proper material for the gate insulating layer and a proper process of producing the gate insulating layer. In this regard, it has been proposed to dispose an alignment layer such as that described above to align the organic semiconductor layer in a particular direction.
- However, sufficient investigation has not been performed on the optimum layer structure, and there is room for improvement in the layer structure. For example, in a case in which after an alignment layer and an organic semiconductor layer are formed, a gate insulating layer and a gate electrode are formed on the organic semiconductor layer, there is a restriction that the gate insulating layer and the gate electrode must be formed in such a manner that does not cause degradation in characteristics of the organic semiconductor layer.
- In other words, when the organic semiconductor layer is formed, if the organic semiconductor material is exposed to a temperature higher than a temperate at which the organic semiconductor layer changes into a liquid crystal phase, the organic semiconductor layer is brought into a randomly aligned state, and, as a result, a great reduction in carrier mobility occurs. Besides, if the organic semiconductor layer is exposed to a temperature higher than that temperature, it loses properties of semiconductor. Another problem with the organic semiconductor layer is that it is easily damaged by an etchant such as a sulfuric acid used in photolithography process.
- For the above-described reasons, high-temperature film deposition techniques such as plasma CVD or sputtering and photolithography process cannot be used to form the gate insulating film and the gate electrode. Any material that needs a similar micro fabrication technique cannot be employed. Thus, when a thin-film transistor is formed using an organic semiconductor layer, a high enough carrier mobility of the organic semiconductor layer is not achieved, and thus a high driving voltage is required, and the operating speed is low.
- An exemplary embodiment of the invention provides a thin-film transistor having good transistor characteristics and capable of operating with a low driving voltage, a method of producing such a thin-film transistor in an easy and highly reliable manner, a high-reliability electronic circuit, a display, and an electronic device.
- In an aspect, the invention can provide a thin-film transistor having an organic semiconductor layer including a channel region, a source region and a drain region formed such that the channel region is disposed between the source region and the drain region, a gate electrode corresponding to the channel region, and a gate insulating layer disposed between the gate electrode and the organic semiconductor layer and having an alignment surface layer on a side facing the organic semiconductor layer, the alignment surface layer serving to align the organic semiconductor layer. The thin-film transistor in this aspect of the invention has good transistor characteristics and can operate with a low driving voltage.
- In this thin-film transistor, the alignment surface layer may be formed by aligning the gate insulating layer in a particular direction, and the organic semiconductor layer may be aligned by the alignment surface in a direction along the particular direction. The alignment surface layer may be formed by forming a plurality of grooves in a particular direction on a surface, facing the organic semiconductor layer, of the gate insulating layer, and the organic semiconductor layer may be aligned in the particular direction by the alignment surface layer. The resultant thin-film transistor produced in this manner has good transistor characteristics and can operate with a low driving voltage.
- Preferably, the particular direction can be substantially parallel with a direction from one of the source region and the drain region to the other one. This allows the channel region to have a still higher carrier mobility, and thus the resultant thin-film transistor can have good transistor characteristics and can operate with a low driving voltage.
- In the exemplary thin-film transistor according to the invention, preferably, the alignment surface layer of the gate insulating film is formed by performing alignment treatment on its surface facing the organic semiconductor layer. This makes it possible to impart a high alignment capability to the gate insulating layer. In the thin-film transistor according to the invention, preferably, the gate insulating film is formed such that at least its surface layer facing the organic semiconductor layer is formed of an organic material including mainly a polyimide resin. This makes it possible to more easily impart a high alignment capability to the gate insulating layer. Furthermore, good adhesion is achieved between the gate insulating layer and the organic semiconductor layer.
- In the exemplary thin-film transistor according to the invention, preferably, the gate insulating film includes a layer formed mainly of an inorganic material on a side opposite to the organic semiconductor layer. This makes it possible to well control the characteristics of the gate insulating layer. More specifically, the gate insulating layer can have a greater relative dielectric constant and can be well aligned, and thus a greater improvement in carrier mobility of the channel region can be achieved.
- In the exemplary thin-film transistor according to the invention, preferably, the inorganic material includes silicon oxide or nitride oxide as a main ingredient. Those materials have a high relative dielectric constant. In the thin-film transistor according to the invention, preferably, the organic material includes a polyimide resin as a main ingredient. This allows the gate insulating layer to be excellent also in terms of resistance to high temperature and resistance to chemicals.
- In the thin-film transistor according to the invention, preferably, the polyimide resin can be formed of diallyl ketone. This allows the gate insulating layer to be easily aligned by means of optical alignment process. In the thin-film transistor according to the invention, preferably, the gate insulating film is in contact with the organic semiconductor layer. This makes it possible for the organic semiconductor layer to have a better alignment capability. In the thin-film transistor according to the invention, preferably, the organic semiconductor layer is formed mainly of an organic polymer material. This makes it possible to easily impart the alignment capability to the organic semiconductor layer.
- In the exemplary thin-film transistor according to the invention, preferably, the source electrode and the drain electrode are each formed mainly of a conductive polymer material. The source region and the drain region are a source electrode and a drain electrode, respectively, formed such that the channel region is disposed between the source electrode and the drain electrode. Use of a conductive polymer material makes it possible to form a film by means of coating (solution process) without needing high-temperature treatment, and thus it is possible to form the source electrode and the drain electrode without causing degradation of the alignment characteristics of the gate insulating film.
- Preferably, the thin-film transistor according to the invention can include a substrate for supporting the organic semiconductor layer, the gate electrode, the gate insulating film, the source electrode and the drain electrode, wherein the relative location of the gate electrode with respect to the substrate is closer than that of the source electrode and the drain electrode is. That is, a thin-film transistor having a bottom gate structure can be advantageously achieved by the invention.
- The invention can also provide a method of producing a thin-film transistor, comprising the steps of forming a gate electrode, forming a gate insulating layer on the gate electrode, forming an organic semiconductor layer including a channel region on the gate insulating layer, and forming a source region and a drain region such that the channel region is disposed between the source region and the drain region. In the step of forming the organic semiconductor layer, at least a part, on a side facing the gate insulating layer, of the organic semiconductor layer is aligned. This method according to the invention can make it possible to produce a thin-film transistor capable of operating with a low driving voltage and having good transistor characteristics, in an easy and highly reliable manner.
- In this method of producing a thin-film transistor according to the invention, preferably, the organic semiconductor layer is formed such that the organic semiconductor layer is at least partially in contact with the gate insulating film and such that the organic semiconductor layer is aligned at least in its surface layer facing the gate insulating film. This method according to the invention makes it possible to produce a thin-film transistor capable of operating with a low driving voltage and having good transistor characteristics, in an easy and highly reliable manner.
- Preferably, the method of producing a thin-film transistor according to the invention can further include performing an alignment treatment on a surface, facing the organic semiconductor layer, of the gate insulating layer, and after completion of the step of performing the alignment processing, the step of forming the source region and the drain region is performed such that the source region and the drain region are spaced apart from each other along the direction in which the surface of the gate insulating layer is aligned. This makes it possible to align the gate insulating film in a more reliable fashion. In this method of producing a thin-film transistor, preferably, the alignment treatment is performed by means of rubbing or optical alignment process. This makes it possible to more easily align the gate insulating film.
- Preferably, the method of producing a thin-film transistor according to the invention can further include performing an alignment treatment at least on a surface, facing the organic semiconductor layer, of the gate insulating layer, after the step of forming the source region and the drain region. This makes it possible to impart a high alignment capability to the gate insulating film in a highly reliable fashion.
- In this method of producing a thin-film transistor, preferably, the alignment treatment is performed by optical alignment process. This makes it possible to more surely impart a high alignment capability to the gate insulating film. In the method of producing a thin-film transistor according to the invention, preferably, in the step of forming the gate insulating layer, a first layer including mainly an inorganic material is formed and then a second layer including mainly an organic material is formed on the first layer. This allows the gate insulating layer to have a high relative dielectric constant and a high alignment capability.
- In this method of producing a thin-film transistor according to the invention, preferably, the first layer is formed by a thermal oxidation method, a CVD method, a SOG method, or a polysilazane method. This method allows the first layer (inorganic layer) to be easily formed. In this method of producing a thin-film transistor, preferably, in the step of forming the organic semiconductor layer, an organic semiconductor material is heated to a temperature higher than a temperature at which the organic semiconductor material changes into a liquid crystal phase, and then the organic semiconductor material is cooled. This makes it possible for the organic semiconductor layer to have a better alignment characteristic.
- Aspects of the invention can also provide an electronic circuit including the thin-film transistor described above. This makes it possible to realize an electronic circuit having high reliability. The invention also provides a display including the electronic circuit described above. This makes it possible to realize a display having high reliability. The invention also provides an electronic device including a power supply and a display according to the invention. This makes it possible to realize an electronic device having high reliability.
- The invention will be described with reference to the accompanying drawings, wherein like numerals reference like elements, and wherein:
-
FIG. 1 is a longitudinal sectional view of a thin-film transistor according to a first embodiment of the invention; -
FIG. 2 is a diagram (longitudinal sectional view) illustrating a first method of producing the thin-film transistor shown inFIG. 1 ; -
FIG. 3 is a diagram (longitudinal sectional view) illustrating the first method of producing the thin-film transistor shown inFIG. 1 ; -
FIG. 4 is a diagram (longitudinal sectional view) illustrating a second method of producing the thin-film transistor shown inFIG. 1 ; -
FIG. 5 is a diagram (longitudinal sectional view) illustrating the second method of producing the thin-film transistor shown inFIG. 1 ; -
FIG. 6 is a longitudinal sectional view of a thin-film transistor according to the second embodiment of the invention; -
FIG. 7 is a diagram (longitudinal sectional view) illustrating a method of producing the thin-film transistor shown inFIG. 6 ; -
FIG. 8 is a longitudinal sectional view illustrating a display embodied as an electrophoresis display according to the invention; -
FIG. 9 is a bock diagram of an active matrix device disposed in the electrophoresis display shown inFIG. 8 ; -
FIG. 10 a perspective view illustrating an electronic device embodied in the form of a portable telephone according to the invention; -
FIG. 11 a perspective view illustrating an electronic device embodied in the form of a digital still camera according to the invention; -
FIG. 12 a perspective view illustrating an electronic device embodied in the form of an electronic book according to the invention; -
FIG. 13 a perspective view illustrating an electronic device embodied in the form of electronic paper according to the invention; -
FIG. 14 a perspective view illustrating an electronic device embodied in the form of an electronic notebook according to the invention; and -
FIG. 15 a diagram illustrating an electronic device embodied in the form of a display according to the invention. - Exemplary thin-film transistor, the method of producing a thin-film transistor, the electronic circuit, the display, and the electronic device, according to the invention, are described in further detail below with reference to preferred embodiments in conjunction with the accompanying drawings.
- First, a thin-film transistor according to an exemplary embodiment of the invention is described below.
FIG. 1 is a longitudinal sectional view of a thin-film transistor according to a first exemplary embodiment of the invention.FIGS. 2 and 3 are diagrams (longitudinal sectional views) illustrating a first method of producing the thin-film transistor shown inFIG. 1 .FIGS. 4 and 5 are diagrams (longitudinal sectional views) illustrating a second method of producing the thin-film transistor shown inFIG. 1 . Note that expressions in terms of relative positions or relative direction, such as “up”, “upper”, “down”, “lower”, etc., used in the following description to indicate relative positions of various parts are defined such that “upper” and similar expressions denote upper parts in FIGS. 1 to 5 and “lower” and similar expressions denote lower parts. - As shown in
FIG. 1 , a thin-film transistor 1 includes asubstrate 2, anunderlying layer 9, agate electrode 3, agate insulating layer 4, asource electrode 5, adrain electrode 6, anorganic semiconductor layer 7, and aprotective layer 8, which are formed one on another in the order described above. - More specifically, in the thin-
film transistor 1, thegate electrode 3 is formed on thesubstrate 2 via theunderlying layer 9, and, furthermore, thegate insulating film 4 is formed on thesubstrate 2 such that thegate electrode 3 is covered with thegate insulating film 4. Thesource electrode 5 and thedrain electrode 6 are formed on thegate insulating layer 4 such that they are separated from each other by a gap formed just above thegate electrode 3. Furthermore, on thegate insulating layer 4, theorganic semiconductor layer 7 is formed such that thesource electrode 5 and thedrain electrode 6 are covered with theorganic semiconductor layer 7. In thisorganic semiconductor layer 7, a region (above the gate electrode 3) between thesource electrode 5 and thedrain electrode 6 functions as achannel region 71 in which carriers are transported. Theprotective layer 8 is formed on theorganic semiconductor layer 7. - In this thin-
film transistor 1, thegate electrode 3 is located in a layer that is below thegate insulating layer 4 above which there is a layer in which thesource electrode 5 and thedrain electrode 6 are located. In other words, the layer in which thegate electrode 3 is formed is located closer to thesubstrate 2 than the layer of thesource electrode 5 and thedrain electrode 6 is. This structure of the thin-film transistor is referred to as a bottom gate structure. - The structure of the thin-
film transistor 1 is described in further detail below for each part thereof. - The
substrate 2 serves to support various layers (various parts) of the thin-film transistor 1. Thesubstrate 2 may be formed of, for example, glass, plastic (resin) such as polyethylene terephthalate (PET), polyethylene naphthalate (PEN), polyeter sulfone (PES), or aromatic polyester (liquid crystal polymer), quartz, silicon, or gallium arsenide. When the thin-film transistor 1 needs to be flexible, thesubstrate 2 is formed of a plastic material. - The
underlying layer 9 is formed on thesubstrate 2. Theunderlying layer 9 serves to prevent ions from being diffused from the surface of thesubstrate 2 and also serves to improve the adhesion between thegate electrode 3 and thesubstrate 2. - Although there is no particular restriction on the material of the
underlying layer 9, silicon oxide or silicon nitride is preferably used when thesubstrate 2 is made of glass. - There is no particular restriction on the thickness (average thickness) of the
underlying layer 9, but the thickness may be properly determined depending on the purpose. For example, the thickness of theunderlying layer 9 is preferably set in the range from 1 to 500 nm, and more preferably in the range from 10 to 300 nm. - The
underlying layer 9 is not necessarily needed, and it may be omitted. - The
gate electrode 3 is formed on theunderlying layer 9. Theelectrode 3 may be formed of, for example, a metal such as Pd, Pt, Au, W, Ta, Mo, Al, Cr, Ti, or Cu, an alloy of two or more of such metals, a carbon material such as carbon black, carbon nanotube, or fullerene, polythiophene such as polyacetylene, polypyrrole, or PEDOT (poly-ethylenedioxythiophene), a conductive polymer material such as polyaniline, poly(p-phenylene), poly(p-phenylenevinylene), polyfluorene, polycarbazole or polysilane, or a derivative thereof. - Although there is no particular restriction on the thickness (average thickness) of the
gate electrode 3, thesource electrode 5, and thedrain electrode 6, the thickness thereof is preferably selected within a range from 0.1 to 2000 nm, and more preferably within a range from 1 to 1000 nm. - The
gate insulating layer 4 is formed on theunderlying layer 9 such that thegate electrode 3 is covered with thegate insulating film 4. - The
gate insulating film 4 serves to isolate thegate electrode 3 from thesource electrode 5 and thedrain electrode 6 and also servers to align theorganic semiconductor layer 7 which will be formed on thegate insulating film 4. That is, thegate insulating film 4 functions as both the insulating film and the alignment layer. - This makes it possible to align the
organic semiconductor layer 7 into a desirable direction without causing an increase in complexity of the layer structure of the thin-film transistor 1, and thus an improvement in the carrier mobility of thechannel region 71 is achieved. - In the exemplary embodiment, the
gate insulating film 4 is aligned such that at least its upper surface and nearby portion 41 (facing the organic semiconductor layer 7) is aligned in a predetermined direction substantially parallel with the direction of the gate length (in a direction from to left inFIG. 1 ) of thechannel region 71. Theorganic semiconductor layer 7 is also aligned in a direction parallel with the direction in which thegate insulating film 4 is aligned, that is, in a direction substantially parallel with the direction of the gate length of thechannel region 71. This allows thechannel region 71 to have a particularly high carrier mobility. - The
gate insulating film 4 does not necessarily need to be aligned over all area of thegate insulating film 4, but it is sufficient if at least a part thereof corresponding to thechannel region 71 of theorganic semiconductor layer 7 is aligned. - Preferably, the
gate insulating film 4 is mainly formed of an organic material (and more preferably, of an organic polymer material). Use of an organic polymer material as a main material makes it possible to easily form thegate insulating layer 4 and also makes it possible to easily align it. Furthermore, good adhesion is achieved between thegate insulating layer 4 and theorganic semiconductor layer 7 formed on thegate insulating layer 4. - Specific examples of organic polymer materials for the above purpose include a polyimide resin, a polyamide-imide resin, and polytetrafluoroethylene. One of such resin materials may be used singly or any combination of two or more of such resin materials may be used. Of those materials, a polyamide-imide resin is more preferable. Use of a polyamide-imide resin as the main material for the
gate insulating layer 4 allows the resultantgate insulating layer 4 to have, in addition to the advantages described above, an additional advantage that thegate insulating layer 4 has high resistance to temperature and chemicals. - Although there is no particular restriction on the thickness (average thickness) of the
gate insulating layer 4, the thickness is preferably selected in the range from 10 to 500 nm and more preferably in the range from 50 to 1000 nm If the thickness of thegate insulating layer 4 is set within the preferable range described above, thegate electrode 3 can be isolated from thesource electrode 5 and thedrain electrode 6 in a highly reliable fashion without causing an increase in size (particular thickness) of the thin-film transistor 1. - The
source electrode 5 and thedrain electrode 6 are formed on thegate insulating layer 4 such that they are spaced apart from each other by a predetermined distance in a direction parallel to the alignment direction of thegate insulating layer 4. Thesource electrode 5 and thedrain electrode 6 can be formed of a material properly selected depending on the method of producing the thin-film transistor 1 as is described below. - In a case in which the
source electrode 5 and thedrain electrode 6 are formed on thegate insulating film 4 after alignment treatment is performed on the gate insulating film 4 (that is, in a case in which the first production method shown inFIGS. 2 and 3 is employed), a conductive polymer material is preferably used as a main material of thesource electrode 5 and thedrain electrode 6. - When a conductive polymer material is used, a film can be formed by coating (solution process) without needing high-temperature treatment, and thus it is possible to form the
source electrode 5 and thedrain electrode 6 without causing degradation of the alignment characteristics of thegate insulating film 4. - The above-described specific examples of conductive polymer materials for the
gate electrode 3 are also usable for thesource electrode 5 and thedrain electrode 6. - On the other hand, in a case in which after the
source electrode 5 and thedrain electrode 6 are formed on thegate insulating film 4, alignment processing is performed on the gate insulating film 4 (that is, in a case in which the second production method shown inFIGS. 4 and 5 is employed), not only a conductive polymer material but also a metal can be preferably used as a main material of thesource electrode 5 and thedrain electrode 6. - The advantage of metal materials is that it is possible to easily produce the
source electrode 5 and thedrain electrode 6 with high dimensional accuracy in a highly reliable fashion by using a film formation process such as plasma CVD or sputtering. This makes it possible that the distance (channel length) between thesource electrode 5 and thedrain electrode 6 is set to a rather small value, which results in a reduction in driving voltage, an improvement in transistor characteristic, and an increase in integration density of the thin-film transistor 1. - The above-described specific examples of metal materials for the
gate electrode 3 are also usable for thesource electrode 5 and thedrain electrode 6. - The
organic semiconductor layer 7 is disposed on thegate insulating film 4 such that thesource electrode 5 and thedrain electrode 6 are covered with theorganic semiconductor layer 7 and such that theorganic semiconductor layer 7 is in contact with thegate insulating film 4. - An organic semiconductor material (organic material behaving as a semiconductor in electrical conduction) is used as a main material of the
organic semiconductor layer 7. In the embodiment, thechannel region 71 of theorganic semiconductor layer 7 is aligned by the alignment capability of thegate insulating film 4 in a direction substantially parallel to the channel length direction. This allows thechannel region 71 to have a high carrier mobility, and thus allows the thin-film transistor 1 to have good transistor characteristics and to operate with a low driving voltage. - By disposing the
organic semiconductor layer 7 in direct contact with thegate insulating film 4 in the above-described manner, it becomes possible for the alignment capability of thegate insulating film 4 to cause theorganic semiconductor layer 7 to be well aligned. - Specific examples of organic semiconductor materials for the above purpose include a low-molecular organic semiconductor material such as naphthalene, anthracene, tetracene, pentacene hexacene phthalocyanine, perylene hydrazone, triphenylmethane, diphenyl methane, stilbene, arylvinyl pyrazoline, triphenylamine, or triarylamine or a derivative thereof, and an organic polymer semiconductor material such as poly-N-vinylcarbazol, polyvinyl pyrene, polyvinylanthracene, polythiophene, poly(p-phenylenevinylene), pyrene formaldehyde resin, ethylcarbazole formaldehyde resin, or fluorene-bithiophene copolymer or a derivative thereof. One of such an organic semiconductor material may be used singly or any combination of two or more of such organic semiconductor materials may be used. Of those materials, organic polymer semiconductor materials are more preferable, because organic polymer semiconductor materials can be easily aligned using a simple method.
- If an organic polymer semiconductor material is used as a main material to form the
organic semiconductor layer 7, the resultantorganic semiconductor layer 7 can be thin, light, and flexible, and thus the resultant thin-film transistor can advantageously used as a switching device of a flexible display. - The thickness (average thickness) of the
organic semiconductor layer 7 is preferably selected in the range from 0.1 to 1000 nm and more preferably in the range from 1 to 100 nm. - The
organic semiconductor layer 7 does not necessarily need to be formed such that thesource electrode 5 and thedrain electrode 6 are coved with theorganic semiconductor layer 7, but it is sufficient if theorganic semiconductor layer 7 is disposed at least in the region (channel region 71) between thesource electrode 5 and thedrain electrode 6. - The
protective layer 8 is formed on theorganic semiconductor layer 7. Theprotective layer 8 serves to protect various layers of the thin-film transistor 1. Specific examples of materials of theprotective layer 8 include polyolefin such as polyethylene, polypropylene, or ethylene-vinyl acetate copolymer, s liquid crystal polymer such as denatured polyolefin polyamide (for example,Nylon 6, Nylon 46, Nylon 66, Nylon 610, Nylon 612, Nylon 11, Nylon 12,Nylon 6/12, orNylon 6/66), thermoplastic polyimide, or aromatic polyester, polyphenylene oxide, polyphenylene sulfide, polycarbonate, poly methyl methacrylate (PMMA), polyeter, polyetheretherketone, polyetherimide, polyacetal, thermoplastic elastomer such as styrene thermoplastic elastomer, polyolefin thermoplastic elastomer, polyvinyl chloride thermoplastic elastomer, polyurethane thermoplastic elastomer, polyester thermoplastic elastomer, polyamide thermoplastic elastomer, polybutadiene thermoplastic elastomer, trans-polyisoprene thermoplastic elastomer, fluoro rubber thermoplastic elastomer, or chlorinated polyethylene thermoplastic elastomer, and copolymers, blending polymers, or polymer alloys thereof. One of such a material may be used singly or any combination of two or more of such materials may be used. - Although there is no particular restriction on the thickness (average thickness) of the
protective layer 8, the thickness is preferably selected in the range from 1 to 500 nm and more preferably in the range from 10 to 300 nm. - The
protective layer 8 is not necessarily needed, and it may be omitted. - In the thin-
film transistor 1, the current flowing between thesource electrode 5 and thedrain electrode 6 is controlled by controlling the voltage applied to thegate electrode 3. In other words, when no voltage is applied to thegate electrode 3, the thin-fihn transistor 1 is in a OFF state. In this state, there is substantially no carrier in theorganic semiconductor layer 7, and thus substantially no current flows even if a voltage is applied between thesource electrode 5 and thedrain electrode 6. On the other hand, when a voltage is applied to thegate electrode 3 such that the thin-film transistor 1 is brought into a ON state, charge is induced in theorganic semiconductor layer 7 in its surface region facing thegate insulating layer 4, and a channel region (path of carriers) 71 is formed. In this state, if a voltage is applied betweensource electrode 5 and thedrain electrode 6, a current flows through thechannel region 71. - The thin-
film transistor 1 having the structure described above can be produced as follows. First, a first method of producing the thin-film transistor 1 is described. - First, the
underlying layer 9 is formed on thesubstrate 2. The formation of theunderlying layer 9 can be accomplished, for example, by a thin-film formation process, such as CVD, sputtering, or vacuum evaporation, a spin-on-glass (SOG) process, or a wet process. - The
gate electrode 3 is then formed on theunderlying layer 9 as follows. First, a metal film (metal layer) is formed on theunderlying layer 9 by means of, for example, chemical vapor deposition (CVD) such as plasma CVD, thermal CVD, or laser CVD, dry plating such as vacuum evaporation, sputtering (low-temperature sputtering), or ion plating, wet plating such as electrolytic plating, immersion plating, or electroless plating, puttering, sol-gel process, MOD process, or bonding of a metal foil. - Thereafter, a resist is coated on the metal film and baked such that a resist pattern corresponding to the shape of the
gate electrode 3 is formed. Unnecessary portions of the metal film are then removed using the resist pattern as a mask. The removal of the unnecessary portions of the metal film can be accomplished, for example, by physical etching such as plasma etching, reactive ion etching, beam etching, or photo-assisted etching, or chemical etching, such as wet etching. Of those etching processes, one may be used or a combination of two or more those etching processes may be employed. - After completion of the etching process, the resist is removed. Thus, the
gate electrode 3 is obtained. Thegate electrode 3 may also be formed, for example, by coating (applying) a conductive material including conductive particles on theunderlying layer 9 and then performing proper post-processing (for example, heating, irradiation with an infrared ray, or applying of ultrasonic wave) on the coated conductive material. - The coating of the conductive material can be accomplished, for example, by spin coating, casting, micro gravure coating, gravure coating, bar coating, roll coating, wire bar coating, dip coating, spray coating, screen printing, flexographic printing, offset printing, ink-jet printing, or micro contact printing. The coating may be performed by one of the coating methods described above or any combination of two or more of the methods.
- After completion of forming the
gate electrode 3 on theunderlying layer 9, thegate insulating layer 4 is further formed on theunderlying layer 9. In the case in which thegate insulating layer 4 is formed using an organic polymer material, a solution containing an organic polymer or a precursor thereof is first coated (applied) on theunderlying layer 9 using a proper coating method selected from the coating methods described above such that thegate electrode 3 is covered with the coated solution, and then proper post-processing (for example, heating, irradiation with an infrared ray, or applying of ultrasonic wave) is performed on the coated film. - Thereafter, alignment treatment, such as rubbing is performed on the upper surface 41 (the surface opposite to the substrate 2) of the
gate insulating layer 4 such that theupper surface 41 and its nearby portion of thegate insulating layer 4 is aligned in a predetermined direction (parallel with a direction from left to right inFIG. 2 ). Thus, thegate insulating layer 4 that is electrically insulating and is aligned in the particular direction is obtained. - More specifically, rubbing is performed as follows. A
rotating roller 910 around which acloth 900 of polyamide (Nylon) or the like is wound is pressed against thegate insulating layer 4 such that thegate insulating layer 4 is pushed into thecloth 900 to a particular depth thereby rubbing theupper surface 41 of thegate insulating layer 4 in a particular direction. By rubbing thegate insulating layer 4 in the above-described manner, it is possible to easily align thegate insulating layer 4. - The rubbing conditions are properly determined depending on the material of the
gate insulating layer 4. Specific rubbing conditions are described below by way of example, but not by way of limitation. The pushing depth is preferably selected in the range from 0.01 to 1 mm and more preferably in the range from 0.1 to 5 mm. The rotation speed is preferably selected in the range from 10 to 5000 rpm and more preferably in the range from 100 to 1000 rpm. The feeding speed is preferably selected in the range from 0.01 to 50 m/min and more preferably in the range from 0.1 to 10 m/min. - The alignment process may also be performed using an optical alignment process which will be described later in the second production method. Not only in the method of aligning the
gate insulating layer 4 by means of rubbing, but also in the method of producing a plurality of thin grooves on the surface of thegate insulating layer 4 by rubbing, it is possible to align theorganic semiconductor layer 7 by rapidly cooling the organic semiconductor layer as will be described in further detail below. Preferably, the thin grooves are formed such that they extend in a direction substantially parallel with the direction from one of the source region and the drain region to the other. Furthermore, preferably, when the grooves are formed, their depth and pitch are optimized depending on the manner in which to align the organic semiconductor layer. - Subsequently, the
source electrode 5 and thedrain electrode 6 are formed on thegate insulating layer 4 such that thesource electrode 5 and thedrain electrode 6 are spaced apart from each other in a direction parallel with the direction in which thegate insulating layer 4 is aligned. - The
source electrode 5 and thedrain electrode 6 can be formed using a similar process to that used to form thegate insulating layer 4. - Of various coating methods, a direct formation method, such as the ink-jet printing method or the micro contact printing method, is preferable in that the
source electrode 5 and thedrain electrode 6 can be formed without causing degradation in alignment of thegate insulating layer 4 aligned in the previous step. - After completion of forming the
source electrode 5 and thedrain electrode 6 on thegate insulating layer 4, theorganic semiconductor layer 7 can be formed such that thesource electrode 5 and thedrain electrode 6 are covered with theorganic semiconductor layer 7 and such that theorganic semiconductor layer 7 is in contact with thegate insulating layer 4. As a result, thechannel region 71 is formed between thesource electrode 5 and the drain electrode 6 (at a location corresponding to the gate electrode 3). - The
organic semiconductor layer 7 can be formed using a similar process to that used to form thegate insulating layer 4. In the process of forming theorganic semiconductor layer 7, a coated film of an organic semiconductor material is preferably heated to a temperature higher than a temperature at which the organic semiconductor material changes into a liquid crystal phase, and then the film is cooled (preferably rapidly). This process allows theorganic semiconductor layer 7 to be well aligned in a direction parallel with the direction in which thegate insulating film 4, that is, in the direction of the channel length of the channel region 71 (in the direction from left to right inFIG. 3 ). - When the organic semiconductor material changes into the liquid crystal phase at 280° C., it is preferable to heat the organic semiconductor material to a temperature of 280 to 280+30° C. and more preferably 280 to 280+10° C. If the heating temperature is too high, degradation occurs in characteristics of some portions of the thin-
film transistor 1, or the heating at such high temperate causes the resultant organic semiconductor material to lose properties that semiconductor must have. - The heating is not necessarily needed, but it can be performed as required. For example, in a case in which when the organic semiconductor material is coated into the form of a film, the resultant coated film has already been aligned via the film formation process in a direction parallel with the direction of the channel length of the
channel region 71, the heating process may be omitted. - It should be understood that the method of aligning the
organic semiconductor layer 7 is not limited to the rapid cooling described above. An example of alternative methods is to pass a current between the source electrode and the drain electrode while heating the organic semiconductor material thereby aligning theorganic semiconductor layer 7 into a direction along the channel length of thechannel region 71. Another example is to apply a magnetic field to the organic semiconductor material in a direction along the channel length of thechannel region 71 of the thin-film transistor 1 while heating the organic semiconductor material. - It should also be understood that the region in which the
organic semiconductor layer 7 is formed is not limited to that shown in the figure. For example, theorganic semiconductor layer 7 may be formed only in the region (the channel region 71) between thesource electrode 5 and thedrain electrode 6. This is preferable when a plurality of thin-film transistors 1 (devices) are formed side by side on the same substrate, because theorganic semiconductor layers 7 are formed separately for the respective devices and thus leakage currents or crosstalk among devices can be suppressed. Furthermore, the necessary amount of the organic semiconductor material can be minimized, and thus a reduction in production cost is achieved. - Subsequently, the
protective layer 8 is formed on theorganic semiconductor layer 7. Theprotective layer 8 can be formed in a similar manner to thegate insulating film 4. Via the process described above, the thin-film transistor 1 according to the first exemplary embodiment is obtained. - In the production method described above, the
organic semiconductor layer 7 is formed after the formation of thegate insulating film 4. In other words, at the state at which thegate electrode 3 and thegate insulating film 4 are formed, theorganic semiconductor layer 7 is not yet formed. Therefore, the conditions of forming thegate electrode 3 and the conditions of forming thegate insulating layer 4, such as the formation temperature and the etching solution, can be selected without concern for the possibility of causing degradation in alignment characteristic or other characteristics of theorganic semiconductor layer 7. This makes it possible to form thegate electrode 3 and thegate insulating layer 4 having optimum sizes using an optimum material, and thus it becomes possible to achieve a high carrier mobility in thechannel region 71. - Now, a second method of producing the thin-
film transistor 1 is described. In the following description of the second production method with reference toFIGS. 4 and 5 , the description is focused on differences from the first production method described above, and similar processes are not described. - The second production method is similar to the first production method except that the alignment treatment on the
gate insulating layer 4 is performed after thesource electrode 5 and thedrain electrode 6 are formed on thegate insulating layer 4. - The underlying layer is formed in a similar manner to the step described above.
- The gate electrode is formed in a similar manner to the step described above.
- The gate insulating film is formed in a similar manner to the step described above.
- In this second production method, the alignment treatment on the
gate insulating layer 4 is performed in a later step after thesource electrode 5 and thedrain electrode 6 are formed. Therefore, it is desirable that the material of thegate insulating layer 4 be properly selected from the above-described materials so that thegate insulating layer 4 can be aligned in the alignment process performed after thesource electrode 5 and thedrain electrode 6 are formed. In this regard, an example of a preferable material is a polyimide resin in the form of diallyl ketone. - If a polyimide resin in the form of diallyl ketone is used as a main material of the
gate insulating layer 4, it is possible to easily and well align thegate insulating layer 4 by means of an optical alignment process. - The source electrode and the drain electrode are formed in a similar manner to the step described above.
- Alignment treatment by optical alignment is performed on the
upper surface 41 of thegate insulating layer 4 such that theupper surface 41, and a nearby portion of thegate insulating layer 4 are aligned in the same direction as the direction from thesource electrode 5 to the drain electrode or as the direction from thedrain 6 to the source electrode 5 (from left to right or from right to left, inFIG. 5 ) that is, in a direction substantially parallel with the direction of the gate length of thechannel region 71. Thus, thegate insulating layer 4 that is electrically insulating and is aligned in the particular direction is obtained. - In the optical alignment process, the
gate insulating layer 4 is directly illuminated with polarized light emitted from a polarizedlight source 920 thereby causing reaction to occur selectively in polymer chains extending in the same direction as the direction the light is polarized. The optical alignment process allows thegate insulating layer 4 to be aligned without creating dust from thegate insulating layer 4 and without generating static charge. This prevents degradation in performance of the thin-film transistor 1. - Preferably, the optical alignment process on the
gate insulating layer 4 is performed while heating thegate insulating layer 4. This makes it possible to align thegate insulating layer 4 in a better manner and in a shorter time. Although there is no particular restriction on the temperate at which heating is performed (heating temperature), the temperature is preferably selected in the range from 50 to 300° C., and more preferably in the range from 100 to 200° C. - The organic semiconductor layer is formed in a similar manner to the step described above.
- The protective layer is formed in a similar manner to the step described above. Via the process described above, the thin-
film transistor 1 according to the first exemplary embodiment is obtained. The second production method also has advantages similar to those of the first production method described above. - A thin-film transistor according to a second exemplary embodiment of the invention is described below.
FIG. 6 is a longitudinal sectional view of the thin-film transistor according to the second embodiment of the invention.FIG. 7 is a diagram (longitudinal sectional view) illustrating a method of producing the thin-film transistor shown inFIG. 6 . Note that expressions in terms of relative positions or relative direction, such as “up”, “upper”, “down”, “lower”, etc., used in the following description to indicate relative positions of various parts are defined such that “upper” and similar expressions denote upper parts inFIGS. 6 and 7 and “lower” and similar expressions denote lower parts. - In the following description of the thin-
film transistor 1 according to the second exemplary embodiment, the description is focused on differences from the first exemplary embodiment described above, and similar parts are not described. - The thin-
film transistor 1 according to the second embodiment is similar to that according to the first exemplary embodiment except for the structure of thegate insulating layer 4. - More specifically, in the thin-
film transistor 1 shown inFIG. 6 , thegate insulating film 4 includes an inorganic layer (first layer) 42 mainly formed of an inorganic material on a side facing thegate electrode 3, and also includes an organic layer (second layer) 43 mainly formed of an organic material on a side facing theorganic semiconductor layer 7. - Preferably, the
inorganic layer 42 is formed of an insulating inorganic material having a high relative dielectric constant. This allows a further improvement in carrier mobility in thechannel region 71. - Specific examples of such inorganic materials include SiO2 (silicon dioxide), Si2N3 (silicon nitride), Al2O3, Ta2O5, BST, and PZT. One of such materials may be used singly or any combination of two or more materials may be used. Of those materials, it is preferable to use SiO2 or Si2N3 as a main material. Those two materials have especially high insulation.
- The
organic layer 43 may be formed in a similar manner to that of thegate insulating layer 4 according to the first embodiment described above. - In the embodiment, the
gate insulating layer 4 is formed in a two-layer structure including theinorganic layer 42 and theorganic layer 43 such that theinorganic layer 42 allows thegate insulating layer 4 to have a high relative dielectric constant and theorganic layer 43 allows thegate insulating layer 4 to have high capability of causing theorganic semiconductor layer 7 to be aligned. Thus, the resultantgate insulating layer 4 has high quality that allows thechannel region 71 to have a high carrier mobility. - The thin-
film transistor 1 having the structure described above can be produced as follows. - The underlying layer is formed in a similar manner to the step described above.
- The gate electrode is formed in a similar manner to the step described above.
- After completion of forming the
gate electrode 3 on theunderlying layer 9, theinorganic layer 42 is formed. Various film formation methods may be used to form theinorganic layer 42. For example, the inorganic layer may be formed by means of a thermal oxidation method, a CVD method, a SOG method, or a polysilazane method. By using one of those methods, theinorganic layer 42 can be easily formed. - Subsequently, the
organic layer 43 is formed in a similar manner to the step described above. Thereafter, formation of thesource electrode 5 and thedrain electrode 6, alignment treatment on thegate insulating layer 4, formation of theorganic semiconductor layer 7, heat treatment on theorganic semiconductor layer 7, and formation of theprotective layer 8 are performed (not shown). Via the process described above, the thin-film transistor 1 according to the second embodiment is obtained. - The second embodiment described above can also provide advantages similar to those provided by the first production method.
- Now, an exemplary display according to the invention is described below. The display can include an active matrix device (an electronic circuit according to the invention) including a thin-
film transistor 1 similar to one of those described above. Herein, an electrophoretic display is taken as a typical example of the display according to the invention. -
FIG. 8 is a longitudinal sectional view showing a display embodied in the form of an electrophoretic display according to an exemplary embodiment of the invention.FIG. 9 is an exemplary bock diagram of an active matrix device disposed in the electrophoresis display shown inFIG. 8 . - The electrophoretic display 20 shown in
FIG. 8 can include theactive matrix device 60 disposed on asecond substrate 22. The electrophoretic display 20 further includes asecond electrode 24, amicrocapsule 40, afirst electrode 23 transparent to light, and afirst substrate 21 transparent to light, wherein those are formed one on another in the above-descried order on theactive matrix device 60. - The
second electrode 24 is divided vertically and horizontally at regular intervals into the form of a matrix array. Each element of the array of thesecond electrode 24 is in contact with corresponding one ofoperating electrodes 64 disposed on theactive matrix device 60. - The operating
electrode 64 are formed by patterning such that therespective operating electrode 64 are disposed at the same intervals as those at which the respective elements of thesecond electrode 24 are disposed, and such that therespective operating electrode 64 are disposed at locations corresponding to the locations of the corresponding elements of thesecond electrode 24. - As shown in
FIG. 9 , theactive matrix device 60 includes a plurality ofdata lines 61 and a plurality ofscanning lines 62 crossing the data lines 61 at right angles A thin-film transistor (serving as a switching device) 1 and an operatingelectrode 64 are disposed near each intersection of the data lines 61 and the scanning lines 62. - The
gate electrode 3 of the thin-film transistor 1 is connected to corresponding one of thescanning lines 62, one of thesource electrode 5 and thedrain electrode 6 is connected to corresponding one of the data lines. 61, and the other is connected to corresponding one of the operatingelectrode 64. - In each
capsule 40, two or more different types of electrophoretic particles are encapsulated. Each type of electrophoretic particles is different in characteristics from the other types of electrophoretic particles. In the embodiment, a liquid dispersion ofelectrophoretic particles 10 including two types ofelectrophoretic particles capsule 40. - In this electrophoretic display 20, if a selection signal (selection voltage) is applied to one or
more scanning lines 62, thin-film transistors 1 connected to the one ormore scanning lines 62 to which the selection signal (selection voltage) is applied are turned on. - As a result, a
data line 61 and an operatingelectrode 64 connected to each one of those turned-on thin-film transistors 1 are effectively connected with each other. In this state, if a particular data (voltage) is supplied to thedata line 61, the data (voltage) is supplied to thesecond electrode 24 via the operating.electrode 64. - As a result, an electric field appears between the
first electrode 23 and thesecond electrode 24, and theelectrophoretic particles electrodes electrophoretic particles - In this state, if supplying of the selection signal (selection voltage) to the
scanning line 62 is stopped, the thin-film transistor 1 is turned off, and thus thedata line 61 and the operatingelectrode 64 connected to the thin-film transistor 1 are electrically disconnected from each other. - Therefore, by properly controlling turning on/off of the selection signal to the
scanning lines 62 and turning on/off of the data signal to the data lines 61, it is possible to display a desired image (information) on the screen panel (on the surface of thefirst substrate 21, in the embodiment) of the electrophoretic display 20. - In the electrophoretic display 20 according to the embodiment, use of different colors for the respective types of
electrophoretic particles - Furthermore, in the electrophoretic display 20 according to the embodiment, the provision of the
active matrix device 60 makes it possible to selectively turn on/off the thin-film transistors 1 connected to aparticular scanning line 62 at a high operating speed without creating significant crosstalk, thereby making possible to display a high-quality image (information). - Furthermore, the electrophoretic display 20 according to the embodiment can be operated by a low driving voltage, and thus a reduction in power consumption is achieved.
- The electrophoretic display 20 may be disposed in various types of electronic devices. Some examples of electronic devices using the electrophoretic display 20 are described below.
- First, a portable telephone embodied as an electronic device according to an embodiment of the invention is described.
FIG. 10 a perspective view illustrating a portable telephone embodied as an electronic device according to an embodiment of the invention is described. - As shown in
FIG. 10 , theportable telephone 300 includes a plurality ofoperation control buttons 301, anear piece 302, amouthpiece 303, and adisplay panel 304. - In this
portable telephone 300, thedisplay panel 304 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20. - A digital still camera embodied as an electronic device according to an embodiment of the invention is described.
FIG. 11 is a perspective view illustrating a digital still camera embodied as an electronic device according to an embodiment of the invention. Note that the digital still camera viewed from its rear side is shown inFIG. 11 , and its front side is hidden in the figure.FIG. 11 also shows a manner in which the digital still camera is connected to an external device. - As shown in
FIG. 11 , the digitalstill camera 400 includes acase 401, adisplay panel 402 disposed on the rear surface of thecase 401, anoptical imaging unit 403 disposed on the front surface (hidden inFIG. 11 ) of thecase 401, ashutter button 404, and acircuit board 405. - The
optical imaging unit 403 can include, for example, an optical lens, a CCD (Charge Coupled Device), etc. Thedisplay panel 402 displays an image in accordance with an image signal output from the CCD. When theshutter button 404 is pressed, an image signal output from the CCD is sent to thecircuit board 405 and stored thereon. - In the digital
still camera 400 according to the embodiment, a videosignal output terminal 406 and a data communication input/output terminal 407 are disposed on a side face of thecase 401. As required, atelevision monitor 406A or the like is connected to the videosignal output terminal 406, and apersonal computer 407A or the like is connected to the input/output terminal 407. - In this digital
still camera 400, in response to a particular operation, an image signal stored in a memory on thecircuit board 405 is output to thetelevision monitor 406A or thepersonal computer 407A. - In this digital
still camera 400, thedisplay panel 402 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20. - An electronic device embodied in the form of an electronic book according to the invention is described.
FIG. 12 a perspective view illustrating an electronic device embodied in the form of an electronic book according to the invention. - As shown in
FIG. 12 , theelectronic book 500 can include aframe 501 in the form of a book, and acover 502 pivotably attached (openably/closably attached) to theframe 501. Theframe 501 can include adisplay 503 whose display screen is exposed inFIG. 12 , and anoperation control panel 504. - In this
electronic book 500, thedisplay 503 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20. - An electronic device embodied in the form of electronic paper according to the invention is described below.
FIG. 13 a perspective view illustrating an electronic device embodied in the form of electronic paper according to the invention. - As shown in
FIG. 13 , theelectronic paper 600 includes amain part 601 in the form of a rewritable sheet having a feel similar to paper and being flexible, and adisplay unit 602. In thiselectronic paper 600, thedisplay unit 602 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20. - An electronic device embodied in the form of an electronic notebook according to the invention is described below.
FIG. 14 a perspective view illustrating an electronic device embodied in the form of an electronic notebook according to the invention. - As shown in
FIG. 14 , theelectronic notebook 700 includes acover 701 and a bundle ofelectronic paper 600. Each electronic paper of thebundle 600 is similar to the electronic paper described above with reference toFIG. 13 . A plurality of sheets of electronic paper are bounded bound and covered with thecover 701. Thecover 701 has input means for inputting data to be displayed whereby the content to be displayed can be changed without opening the bundle ofelectronic paper 600. - In this
electronic notebook 700, each electronic paper of thebundle 600 is formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20. - An electronic device embodied in the form of a display according to the invention is described below. FIGS. 15(a) and 15(b) are a cross-sectional view and a plan view, respectively, illustrating an electronic device embodied in the form of a display according to the invention.
- As shown in
FIG. 15 , thedisplay 800 includes amain part 801 andelectronic paper 600 detachably attached to themain part 801. Theelectronic paper 600 is similar to that described above with reference toFIG. 13 . - An
insertion slot 805 through which to insert theelectronic paper 600 into themain part 801 is formed on a side (right-hand side inFIG. 15 ) of themain part 801. Two transport roller pairs 802 a and 802 b are disposed inside themain part 801. If theelectronic paper 600 is inserted into themain part 801 via theinsertion slot 805, theelectronic paper 600 is set in themain part 801 in a state in which theelectronic paper 600 is pinched by the transport roller pairs 802 a and 802 b. - A rectangular-shaped
window 803 is formed in a front panel (disposed parallel to the page ofFIG. 15 (b)) of themain part 801, and atransparent glass plate 804 is fit in thewindow 803 such that theelectronic paper 600 set in themain part 801 can be viewed from the outside through thetransparent glass plate 804. In other words, in thisdisplay 800, a display screen is realized by disposing theelectronic paper 600 in themain part 801 such that theelectronic paper 600 can be viewed through thetransparent glass plate 804. -
Terminals 806 are disposed on the leading end (on the left-hand side ofFIG. 15 ) of theelectronic paper 600, and asocket 807 for receiving theterminals 806 of theelectronic paper 600 set in themain paper 801 is disposed inside themain part 801. Thesocket 807 is electrically connected with acontroller 808 and anoperation control panel 809. - In this
display 800, theelectronic paper 600 can be removed from themain part 801 and can be carried by a user. - In this
display 800, theelectronic paper 600 can be formed of the electrophoretic display 20 described above, and thin-film transistors 1 according to the invention are used as active devices in a driver circuit for driving respective pixels of the electrophoretic display 20. - It should be understood that specific form of the electronic device including a power supply according to the invention is not limited to those described above, but the electronic device can be embodied in other various forms such as a television set, a video tape recorder with a display serving as a viewfinder/monitor, a car navigation system, a pager, an electronic notepad, a calculator, an electronic newspaper, a word processor, a personal computer, a workstation, a video telephone, a POS terminal, and a device with a touch panel. The electrophoretic display (the display according to the invention) 20 can be used as a display in those electronic devices described above.
- In the exemplary display according to the invention, the thin-film transistor according to the invention may be used to drive a pixel or may be used to form a driving circuit. The display according to the invention is not limited to the electrophoretic display 20, but the display may also be realized in different forms such as a liquid crystal display (of the transmissive type or reflective type), or an EL display using an organic or inorganic EL material.
- Although the thin-film transistor, the method of producing the thin-film transistor, the electronic circuit, the display, and the electronic device according to the invention have been described above with reference to specific embodiments, the invention is not limited to the details of those embodiments, but respective parts may be replaced with other parts equivalent in function, and another part may be added.
- Specific examples of the invention are described below.
- 1. Production of Thin-Film Transistor
- I-1: First, an underlying layer with an average thickness of 100 nm was formed by depositing SiO2 on a glass substrate by means of CVD process.
- I-2: Thereafter, a Au film with an average thickness of 50 nm was formed on the underlying layer by means of vacuum evaporation, and the Au film was patterned using photolithography process so as to form a gate electrode and an interconnection line extending from the gate electrode.
- I-3: A solution of a precursor of polyimide was coated by means of spin coating on the underlying layer such that the gate electrode was covered. Thereafter, heat treatment was performed at 200° C. for 1 hour thereby forming a gate insulating layer with an average thickness of 200 nm.
- I-4: The upper surface of the gate insulating layer was rubbed using a rubbing apparatus to align the upper surface and a neighboring portion of the gate insulating layer into a predetermined direction. The rubbing conditions were set as follows. The pushing depth was 0.4 mm, the rotation speed was 600 rpm, and the feeding speed was 1 m/min.
- I-5: A source electrode and a drain electrode were formed on the gate insulating layer such that the source electrode and the drain electrode were spaced apart from each other in a direction parallel with the alignment direction of the gate insulating layer. Interconnection lines connected with those electrodes were also formed.
- The formation of those electrodes and interconnection lines were accomplished by coating an aqueous solution of PEDOT (poly-ethylenedioxythiophene) by means of ink-jet printing on the gate insulating layer, converting the coated film into a particular pattern, and heating the film at 180° C. for 2 hours.
- I-6: An xylene solution of F8T2 (fluorene-bithiophenecopolymer) was then coated as an organic semiconductor material on the gate insulating layer by means of spin coating such that the source electrode and the drain electrode were covered. After the solution film was heated to 300° C. to convert F8T2 into a liquid crystal phase, the film was rapidly cooled to room temperature thereby forming an organic semiconductor layer. As a result, the organic semiconductor layer having an average thickness of 50 nm and being aligned in a direction parallel with the direction of the channel length was obtained.
- I-7: A butyl acetate solution containing PMMA (polymethylmethacrylate) was then coated on the organic semiconductor layer by means of spin coating and dried thereby forming a protective layer with an average thickness of 100 nm.
- Thus, a thin-film transistor such as that shown in
FIG. 1 was obtained. - II-1: A step similar to step I-1 was performed.
- II-2: A step similar to step 1-2 was performed.
- II-3: A solution of a precursor of polyimide in the form of diallyl ketone was coated by means of spin coating on an underlying layer such that a gate electrode was covered. Thereafter, heat treatment was performed at 200° C. for 1 hour thereby forming a gate insulating layer with an average thickness of 200 nm.
- II-4: Thereafter, a Au film with an average thickness of 50 nm was formed on the gate insulating layer by means of vacuum evaporation, and the Au film was patterned using photolithography process so as to form a source electrode, a drain electrode, and interconnection lines connected respectively with the source electrode and the drain electrode.
- II-5: While heating the gate insulating layer at 180° C., the gate insulating layer was illuminated with polarized light emitted from a polarized light source, thereby aligning the upper surface and a neighboring portion of the gate insulating layer in a direction parallel with the direction of the channel length of the channel region. Thereafter, the gate insulating layer was self-cooled to a temperate lower than the glass transition point thereof.
- II-6: A step similar to step I-6 was performed.
- II-7: A step similar to step I-7 was performed.
- Thus, a thin-film transistor such as that shown in
FIG. 1 was obtained. - III-1: A step similar to step I-1 was performed.
- III-2: A step similar to step I-2 was performed.
- III-3: Thereafter, SiO2 was deposited on an underlying layer by means of CVD process using TEOS (tetraethoxysilane) as a source material such that a gate electrode was covered, thereby forming an inorganic layer with an average thickness of 200 nm. A solution of a precursor of polyimide was coated by means of spin coating on the inorganic layer. Thereafter, heat treatment was performed at 200° C. for 1 hour thereby forming an organic layer with an average thickness of 20 nm.
- III-4: A step similar to step I-4 was performed.
- III-5: A step similar to step I-5 was performed.
- III-6: A step similar to step I-6 was performed.
- III-7: A step similar to step 1-7 was performed.
- Thus, a thin-film transistor such as that shown in
FIG. 6 was obtained. - 2. Evaluation
- The carrier mobility in the channel region of the organic semiconductor layer was measured for the thin-film transistors produced in Example 1 to Example 3. The measurement of the carrier mobility was performed using a parameter analyzer 4156C available from Agilent Technologies Co.
- The measurement results showed that the channel region of the organic semiconductor layer had a high enough carrier mobility in the range of 0.007 to 0.02 cm2/Vs for all thin-film transistors produced in Example 1 to Example 3.
- While this invention has been described in conjunction with the specific embodiment thereof, it is evident that many alternatives, modifications, and variations will be apparent to those skilled in the art. Accordingly, preferred embodiments of the invention as set forth herein are intended to be illustrative, not limiting. There are changes that may be made without departing from the spirit and scope of the invention.
Claims (19)
1. A thin-film transistor, comprising:
an organic semiconductor layer including a channel region;
a source region and a drain region formed such that the channel region is arranged between the source region and the drain region;
a gate electrode corresponding to the channel region; and
a gate insulating layer disposed between the gate electrode and the organic semiconductor layer and having an alignment surface facing the organic semiconductor layer, the alignment surface aligning the organic semiconductor layer.
2. The thin-film transistor according to claim 1 ,
the alignment surface being formed by aligning the gate insulating layer in a particular direction; and
the organic semiconductor layer being aligned in the particular direction.
3. The thin-film transistor according to claim 1 ,
the alignment surface having a plurality of grooves formed in a particular direction; and
the organic semiconductor layer being aligned in the particular direction.
4. The thin-film transistor according to claim 2 , the particular direction being a direction from one of the source region and the drain region to another one via the channel region.
5. The thin-film transistor according to claim 1 , the gate insulating layer being formed such that at least a part on a side facing the organic semiconductor layer is formed of an organic material including mainly a polyimide resin.
6. The thin-film transistor according to claim 5 , the gate insulating layer including a layer formed mainly of an inorganic material on a side opposite to the organic semiconductor layer.
7. The thin-film transistor according to claim 5 , the polyimide resin being in the form of diallyl ketone.
8. The thin-film transistor according to claim 1 , the organic semiconductor layer being formed mainly of an organic polymer semiconductor material.
9. The thin-film transistor according to claim 1 , the source region and the drain region each being formed mainly of an electrically conductive polymer material.
10. An electronic circuit including the thin-film transistor according to claim 1 .
11. A display including the electronic circuit according to claim 10 .
12. An electronic device including a power supply and the display according to claim 11 .
13. A method of producing a thin-film transistor, comprising:
forming a gate electrode;
forming a gate insulating layer on the gate electrode;
forming an organic semiconductor layer including a channel region on the gate insulating layer; and
forming a source region and a drain region such that the channel region is arranged between the source region and the drain region,
the forming the organic semiconductor layer including aligning at least a part on a side facing the gate insulating layer of the organic semiconductor layer.
14. The method of producing a thin-film transistor according to claim 13 , further comprising performing an alignment treatment on a surface facing the organic semiconductor layer of the gate insulating layer,
after the performing, the forming the source region and the drain region being performed such that the source region and the drain region are spaced apart from each other along a direction in which a surface of the gate insulating layer is aligned.
15. The method of producing a thin-film transistor according to claim 14 , the alignment treatment being performed by rubbing or optical alignment process.
16. The method of producing a thin-film transistor according to claim 13 , further comprising performing an alignment treatment at least on a surface facing the organic semiconductor layer of the gate insulating layer, after the forming the source region and the drain region.
17. The method of producing a thin-film transistor according to claim 16 , the alignment treatment being performed by optical alignment process.
18. A method of producing a thin-film transistor according to claim 13 , in the forming the gate insulating layer, a first layer including mainly an inorganic material being formed and then a second layer including mainly an organic material being formed on the first layer.
19. A method of producing a thin-film transistor according to claim 13 , in the forming the organic semiconductor layer, an organic semiconductor material being heated to a temperature higher than a temperature at which the organic semiconductor material changes into a liquid crystal phase, and then the organic semiconductor material being cooled.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/589,217 US7585697B2 (en) | 2003-07-17 | 2006-10-30 | Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003198699 | 2003-07-17 | ||
JP2003-198699 | 2003-07-17 | ||
JP2004138562A JP4325479B2 (en) | 2003-07-17 | 2004-05-07 | Organic transistor manufacturing method, active matrix device manufacturing method, display device manufacturing method, and electronic device manufacturing method |
JP2004-138562 | 2004-05-07 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/589,217 Division US7585697B2 (en) | 2003-07-17 | 2006-10-30 | Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050029514A1 true US20050029514A1 (en) | 2005-02-10 |
Family
ID=34117885
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/880,572 Abandoned US20050029514A1 (en) | 2003-07-17 | 2004-07-01 | Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device |
US11/589,217 Expired - Fee Related US7585697B2 (en) | 2003-07-17 | 2006-10-30 | Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/589,217 Expired - Fee Related US7585697B2 (en) | 2003-07-17 | 2006-10-30 | Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device |
Country Status (4)
Country | Link |
---|---|
US (2) | US20050029514A1 (en) |
JP (1) | JP4325479B2 (en) |
KR (1) | KR100641376B1 (en) |
TW (1) | TWI284927B (en) |
Cited By (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050173709A1 (en) * | 2004-02-09 | 2005-08-11 | Hun-Jung Lee | Organic light-emitting diode (OLED) and method of fabrication thereof |
US20060079038A1 (en) * | 2004-09-30 | 2006-04-13 | Industrial Technology Research Institute | Method of fabricating an electronic device |
US20060121643A1 (en) * | 2004-12-03 | 2006-06-08 | Lg Philips Lcd Co., Ltd. | Organic thin film transistor, method for fabricating the same, and liquid crystal display device with the same |
US20060157692A1 (en) * | 2004-11-02 | 2006-07-20 | Canon Kabushiki Kaisha | Organic transistor and manufacturing method thereof |
US20060186398A1 (en) * | 2005-02-18 | 2006-08-24 | Cheng-Chung Hsieh | Organic semiconductor device with multiple protective layers and the method of making the same |
US20060208253A1 (en) * | 2005-03-19 | 2006-09-21 | Kim Sung-Jin | Organic thin film transistor, flat display device including the same, and method of manufacturing the organic thin film transistor |
EP1715531A1 (en) * | 2005-04-22 | 2006-10-25 | Samsung SDI Co., Ltd. | Thin film transistor (TFT) and flat panel display including the TFT |
US20060255336A1 (en) * | 2005-05-10 | 2006-11-16 | Kim Sung-Jin | Thin film transistor and method of manufacturing the same |
US20060273302A1 (en) * | 2005-06-06 | 2006-12-07 | Xerox Corporation | Barrier layer for an organic electronic device |
EP1742194A1 (en) | 2005-07-04 | 2007-01-10 | Seiko Epson Corporation | Electro-optical display and method of operation |
US20070058101A1 (en) * | 2005-09-05 | 2007-03-15 | Masahiro Kawasaki | Liquid crystal display device |
US20070080346A1 (en) * | 2005-10-07 | 2007-04-12 | Samsung Electronics Co., Ltd. | Organic thin film transistor array panel |
WO2007028566A3 (en) * | 2005-09-06 | 2007-05-03 | Polyic Gmbh & Co Kg | Organic component and electric circuit comprising said component |
US20070145357A1 (en) * | 2005-12-23 | 2007-06-28 | Xerox Corporation | Thin-film transistor |
US20070278481A1 (en) * | 2006-06-02 | 2007-12-06 | Sang Yoon Lee | Organic electronic device |
US20080032440A1 (en) * | 2006-07-31 | 2008-02-07 | Industrial Technology Research Institute | Organic semiconductor device and method of fabricating the same |
US20080054255A1 (en) * | 2006-08-29 | 2008-03-06 | Industrial Technology Research Institute | Substrate structures and fabrication methods thereof |
GB2450381A (en) * | 2007-06-22 | 2008-12-24 | Cambridge Display Tech Ltd | Organic thin film transistors |
US20090087622A1 (en) * | 2005-12-01 | 2009-04-02 | Ahmed Busnaina | Directed Assembly of Carbon Nanotubes and Nanoparticles Using Nanotemplates With Nanotrenches |
US20090236593A1 (en) * | 2005-10-10 | 2009-09-24 | Stmicroelectronics S.R.L. | Organic thin film transistor and process for manufacturing same |
US20100224869A1 (en) * | 2005-06-03 | 2010-09-09 | Dai Nippon Printing Co., Ltd. | Organic semiconductor material, organic semiconductor structure and organic semiconductor apparatus |
US20100240173A1 (en) * | 2005-06-30 | 2010-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
GB2469507A (en) * | 2009-04-16 | 2010-10-20 | Cambridge Display Tech Ltd | Organic thin film transistors |
US20110117695A1 (en) * | 2009-11-18 | 2011-05-19 | Metal Industries Research & Development Centre | Fabrication method of organic thin-film transistors |
US20110117582A1 (en) * | 2005-12-01 | 2011-05-19 | Northeastern University | Multi-biomarker biosensor |
US20110133176A1 (en) * | 2009-12-08 | 2011-06-09 | Samsung Electronics Co., Ltd. | Transistor and electronic apparatus including same |
US20110156043A1 (en) * | 2009-12-31 | 2011-06-30 | Au Optronics Corporation | Thin film transistor |
US20120018836A1 (en) * | 2010-07-14 | 2012-01-26 | Rohm Co., Ltd. | Schottky barrier diode |
JP2012222204A (en) * | 2011-04-11 | 2012-11-12 | Dainippon Printing Co Ltd | Manufacturing method of organic semiconductor element |
US20140231886A1 (en) * | 2013-02-18 | 2014-08-21 | Samsung Electronics Co., Ltd. | Two-dimensional material stacked flexible photosensor |
US8841671B2 (en) | 2006-05-16 | 2014-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US9113214B2 (en) | 2008-05-03 | 2015-08-18 | Cinsay, Inc. | Method and system for generation and playback of supplemented videos |
US9332302B2 (en) | 2008-01-30 | 2016-05-03 | Cinsay, Inc. | Interactive product placement system and method therefor |
US9875489B2 (en) | 2013-09-11 | 2018-01-23 | Cinsay, Inc. | Dynamic binding of video content |
US10055768B2 (en) | 2008-01-30 | 2018-08-21 | Cinsay, Inc. | Interactive product placement system and method therefor |
US10268994B2 (en) | 2013-09-27 | 2019-04-23 | Aibuy, Inc. | N-level replication of supplemental content |
CN110730928A (en) * | 2017-05-10 | 2020-01-24 | 国立研究开发法人物质·材料研究机构 | Electrochromic device using organic/metal hybrid polymer and method for manufacturing the same |
US20200103741A1 (en) * | 2018-09-28 | 2020-04-02 | Lg Display Co., Ltd. | Display device |
EP2433320B1 (en) * | 2009-06-05 | 2020-04-22 | Flexenable Limited | Method of manufacturing electronic devices |
US10701127B2 (en) | 2013-09-27 | 2020-06-30 | Aibuy, Inc. | Apparatus and method for supporting relationships associated with content provisioning |
CN112117333A (en) * | 2020-09-24 | 2020-12-22 | 京东方科技集团股份有限公司 | Thin film transistor, preparation method thereof, display substrate and display device |
US11227315B2 (en) | 2008-01-30 | 2022-01-18 | Aibuy, Inc. | Interactive product placement system and method therefor |
US20220019113A1 (en) * | 2020-07-15 | 2022-01-20 | Japan Display Inc. | Display device |
US20220045274A1 (en) * | 2020-08-06 | 2022-02-10 | Facebook Technologies Llc | Ofets having organic semiconductor layer with high carrier mobility and in situ isolation |
Families Citing this family (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101151096B1 (en) * | 2006-11-30 | 2012-06-01 | 삼성전자주식회사 | Organic Thin Film Transistor Using Carbon nanotube introduced surface modification |
KR100947702B1 (en) * | 2003-02-26 | 2010-03-16 | 삼성전자주식회사 | Method for forming a patterned film and a polymeric complex of surface-modified carbon nanotubes having polymerizable moiety |
KR100719546B1 (en) * | 2005-03-19 | 2007-05-17 | 삼성에스디아이 주식회사 | Organic thin film transistor, flat panel display apparatus comprising the same, and method of manufacturing the organic thin film transistor |
JP4652866B2 (en) * | 2005-03-28 | 2011-03-16 | キヤノン株式会社 | Organic transistor |
JP4636921B2 (en) | 2005-03-30 | 2011-02-23 | セイコーエプソン株式会社 | Display device manufacturing method, display device, and electronic apparatus |
US7282735B2 (en) * | 2005-03-31 | 2007-10-16 | Xerox Corporation | TFT having a fluorocarbon-containing layer |
JP4984416B2 (en) * | 2005-03-31 | 2012-07-25 | 凸版印刷株式会社 | Thin film transistor manufacturing method |
KR100647693B1 (en) | 2005-05-24 | 2006-11-23 | 삼성에스디아이 주식회사 | Organic tft, method for fabricating the same and flat panel display with otft |
JP2007043113A (en) * | 2005-06-30 | 2007-02-15 | Semiconductor Energy Lab Co Ltd | Semiconductor device and method for manufacturing the same |
KR20070013132A (en) | 2005-07-25 | 2007-01-30 | 삼성전자주식회사 | Thin film transistor substrate and manufacturing method thereof |
KR100719566B1 (en) * | 2005-10-22 | 2007-05-17 | 삼성에스디아이 주식회사 | An organic thin film transistor, and a flat panel display therewith |
US7440265B2 (en) * | 2005-12-27 | 2008-10-21 | Lite-On Technology Corporation | Variable-sized screen |
KR100768199B1 (en) | 2006-01-02 | 2007-10-17 | 삼성에스디아이 주식회사 | Organic thin film transistor and organic light emitting display device comprising the same |
JP5084160B2 (en) * | 2006-03-20 | 2012-11-28 | キヤノン株式会社 | Thin film transistor and display device |
KR100797092B1 (en) * | 2006-07-31 | 2008-01-22 | 한국기계연구원 | Method for fabrication of organic thin film transistor using microcontact printing |
US20080128685A1 (en) * | 2006-09-26 | 2008-06-05 | Hiroyuki Honda | Organic semiconductor device, manufacturing method of same, organic transistor array, and display |
KR20080033780A (en) * | 2006-10-13 | 2008-04-17 | 삼성전자주식회사 | Multicomponent carbon nanotube-polymer complex, composition for forming the same and method for preparing the same |
JP2008186885A (en) * | 2007-01-29 | 2008-08-14 | Sony Corp | Thin-film semiconductor device and its manufacturing method |
TWI330974B (en) * | 2007-03-09 | 2010-09-21 | Inventec Appliances Corp | Input interface for electrical apparatus and input method thereof |
US20090001356A1 (en) * | 2007-06-29 | 2009-01-01 | 3M Innovative Properties Company | Electronic devices having a solution deposited gate dielectric |
US7879688B2 (en) * | 2007-06-29 | 2011-02-01 | 3M Innovative Properties Company | Methods for making electronic devices with a solution deposited gate dielectric |
KR100832873B1 (en) * | 2007-07-02 | 2008-06-02 | 한국기계연구원 | Self-aligned organic thin film transistor and fabrication method thereof |
JP5334236B2 (en) * | 2007-07-25 | 2013-11-06 | 株式会社プライマテック | Field effect transistor |
TWI345671B (en) * | 2007-08-10 | 2011-07-21 | Au Optronics Corp | Thin film transistor, pixel structure and liquid crystal display panel |
JP5251068B2 (en) * | 2007-10-17 | 2013-07-31 | 株式会社リコー | Active matrix substrate and electronic display device |
CN101419518B (en) * | 2007-10-23 | 2012-06-20 | 清华大学 | Touch panel |
CN101458593B (en) * | 2007-12-12 | 2012-03-14 | 清华大学 | Touch screen and display device |
CN101458602B (en) * | 2007-12-12 | 2011-12-21 | 清华大学 | Touch screen and display device |
CN101470566B (en) * | 2007-12-27 | 2011-06-08 | 清华大学 | Touch control device |
CN101458604B (en) * | 2007-12-12 | 2012-03-28 | 清华大学 | Touch screen and display device |
CN101620454A (en) * | 2008-07-04 | 2010-01-06 | 清华大学 | Potable computer |
CN101458596B (en) * | 2007-12-12 | 2011-06-08 | 北京富纳特创新科技有限公司 | Touch screen and display device |
CN101458606B (en) * | 2007-12-12 | 2012-06-20 | 清华大学 | Touch screen, method for producing the touch screen, and display device using the touch screen |
CN101656769B (en) * | 2008-08-22 | 2012-10-10 | 清华大学 | Mobile telephone |
CN101458600B (en) * | 2007-12-14 | 2011-11-30 | 清华大学 | Touch screen and display device |
CN101470558B (en) * | 2007-12-27 | 2012-11-21 | 清华大学 | Touch screen and display equipment |
CN101419519B (en) * | 2007-10-23 | 2012-06-20 | 清华大学 | Touch panel |
CN101458594B (en) * | 2007-12-12 | 2012-07-18 | 清华大学 | Touch screen and display device |
CN101458603B (en) * | 2007-12-12 | 2011-06-08 | 北京富纳特创新科技有限公司 | Touch screen and display device |
CN101458597B (en) * | 2007-12-14 | 2011-06-08 | 清华大学 | Touch screen, method for producing the touch screen, and display device using the touch screen |
CN101470559B (en) * | 2007-12-27 | 2012-11-21 | 清华大学 | Touch screen and display equipment |
CN101470560B (en) * | 2007-12-27 | 2012-01-25 | 清华大学 | Touch screen and display equipment |
CN101458608B (en) * | 2007-12-14 | 2011-09-28 | 清华大学 | Touch screen preparation method |
CN101464763B (en) * | 2007-12-21 | 2010-09-29 | 清华大学 | Production method of touch screen |
CN101458595B (en) * | 2007-12-12 | 2011-06-08 | 清华大学 | Touch screen and display device |
CN101655720B (en) * | 2008-08-22 | 2012-07-18 | 清华大学 | Personal digital assistant |
CN101676832B (en) * | 2008-09-19 | 2012-03-28 | 清华大学 | Desktop computer |
CN101458609B (en) * | 2007-12-14 | 2011-11-09 | 清华大学 | Touch screen and display device |
CN101458605B (en) * | 2007-12-12 | 2011-03-30 | 鸿富锦精密工业(深圳)有限公司 | Touch screen and display device |
CN101458598B (en) * | 2007-12-14 | 2011-06-08 | 清华大学 | Touch screen and display device |
CN101458599B (en) * | 2007-12-14 | 2011-06-08 | 清华大学 | Touch screen, method for producing the touch screen, and display device using the touch screen |
TWI416380B (en) * | 2007-11-09 | 2013-11-21 | Hon Hai Prec Ind Co Ltd | Touch panel |
CN101458975B (en) * | 2007-12-12 | 2012-05-16 | 清华大学 | Electronic element |
CN101458607B (en) * | 2007-12-14 | 2010-12-29 | 清华大学 | Touch screen and display device |
CN101458601B (en) * | 2007-12-14 | 2012-03-14 | 清华大学 | Touch screen and display device |
CN101464757A (en) * | 2007-12-21 | 2009-06-24 | 清华大学 | Touch screen and display equipment |
CN101470565B (en) * | 2007-12-27 | 2011-08-24 | 清华大学 | Touch screen and display equipment |
CN101464766B (en) * | 2007-12-21 | 2011-11-30 | 清华大学 | Touch screen and display equipment |
CN101464764B (en) * | 2007-12-21 | 2012-07-18 | 清华大学 | Touch screen and display equipment |
CN101464765B (en) * | 2007-12-21 | 2011-01-05 | 鸿富锦精密工业(深圳)有限公司 | Touch screen and display equipment |
US8574393B2 (en) * | 2007-12-21 | 2013-11-05 | Tsinghua University | Method for making touch panel |
TWI423084B (en) * | 2007-12-31 | 2014-01-11 | Hon Hai Prec Ind Co Ltd | Touch panel and displaying device using the same |
TWI423083B (en) * | 2007-12-31 | 2014-01-11 | Hon Hai Prec Ind Co Ltd | Touch panel and displaying device using the same |
TWI386831B (en) * | 2007-12-31 | 2013-02-21 | Hon Hai Prec Ind Co Ltd | Touch panel and displaying device using the same |
KR101394541B1 (en) * | 2008-06-05 | 2014-05-13 | 삼성디스플레이 주식회사 | Organic Thin Film Transistor, The Fabricating Mathod Of The Same and Th OrganicLight Emitting Display DeviceComprising The Same |
US8237677B2 (en) * | 2008-07-04 | 2012-08-07 | Tsinghua University | Liquid crystal display screen |
US8390580B2 (en) | 2008-07-09 | 2013-03-05 | Tsinghua University | Touch panel, liquid crystal display screen using the same, and methods for making the touch panel and the liquid crystal display screen |
JP5358324B2 (en) * | 2008-07-10 | 2013-12-04 | 株式会社半導体エネルギー研究所 | Electronic paper |
KR101592012B1 (en) | 2008-12-01 | 2016-02-05 | 삼성디스플레이 주식회사 | Organic light emitting device and manufacturing method thereof |
CN101924816B (en) * | 2009-06-12 | 2013-03-20 | 清华大学 | Flexible mobile phone |
US10008683B2 (en) * | 2012-09-07 | 2018-06-26 | The Regents Of The University Of California | Flexible organic transistors with controlled nanomorphology |
US10186661B2 (en) * | 2015-03-02 | 2019-01-22 | The Regents Of The University Of California | Blade coating on nanogrooved substrates yielding aligned thin films of high mobility semiconducting polymers |
GB2519081B (en) * | 2013-10-08 | 2019-07-03 | Flexenable Ltd | Electronic devices including organic materials |
JP2015111741A (en) * | 2015-03-12 | 2015-06-18 | セイコーエプソン株式会社 | Semiconductor device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5500537A (en) * | 1989-08-17 | 1996-03-19 | Mitsubishi Denki Kabushiki Kaisha | Field-effect transistor with at least two different semiconductive organic channel compounds |
US6326640B1 (en) * | 1996-01-29 | 2001-12-04 | Motorola, Inc. | Organic thin film transistor with enhanced carrier mobility |
US6344660B1 (en) * | 1997-03-25 | 2002-02-05 | International Business Machines Corporation | Thin-film field-effect transistor with organic semiconductor requiring low operating voltages |
US20040247814A1 (en) * | 1999-06-21 | 2004-12-09 | Henning Sirringhaus | Aligned polymer organic TFT |
US20050056877A1 (en) * | 2003-03-28 | 2005-03-17 | Nantero, Inc. | Nanotube-on-gate fet structures and applications |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11142850A (en) * | 1997-11-05 | 1999-05-28 | Hitachi Ltd | Method and device for polarization irradiation |
JP3592535B2 (en) * | 1998-07-16 | 2004-11-24 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
GB9914489D0 (en) * | 1999-06-21 | 1999-08-25 | Univ Cambridge Tech | Transistors |
JP2005513788A (en) * | 2001-12-19 | 2005-05-12 | アベシア・リミテッド | Organic field effect transistor with organic dielectric |
JP4136482B2 (en) * | 2002-06-20 | 2008-08-20 | キヤノン株式会社 | Organic semiconductor device, manufacturing method thereof, and organic semiconductor device |
TW200403956A (en) * | 2002-07-01 | 2004-03-01 | Seiko Epson Corp | Composition, film formation method and device, photoelectric device and its manufacturing method, organic EL device and its manufacturing method, device, manufacturing method and electronic machine |
US6803262B2 (en) * | 2002-10-17 | 2004-10-12 | Xerox Corporation | Process using self-organizable polymer |
KR100916602B1 (en) * | 2002-11-11 | 2009-09-11 | 엘지디스플레이 주식회사 | Liquid crystal display device with soda-lime glass and method for fabricating of the same |
US7285440B2 (en) * | 2002-11-25 | 2007-10-23 | International Business Machines Corporation | Organic underlayers that improve the performance of organic semiconductors |
US6927108B2 (en) * | 2003-07-09 | 2005-08-09 | Hewlett-Packard Development Company, L.P. | Solution-processed thin film transistor formation method |
-
2004
- 2004-05-07 JP JP2004138562A patent/JP4325479B2/en not_active Expired - Fee Related
- 2004-07-01 US US10/880,572 patent/US20050029514A1/en not_active Abandoned
- 2004-07-01 TW TW093119933A patent/TWI284927B/en not_active IP Right Cessation
- 2004-07-09 KR KR1020040053251A patent/KR100641376B1/en not_active IP Right Cessation
-
2006
- 2006-10-30 US US11/589,217 patent/US7585697B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5500537A (en) * | 1989-08-17 | 1996-03-19 | Mitsubishi Denki Kabushiki Kaisha | Field-effect transistor with at least two different semiconductive organic channel compounds |
US6326640B1 (en) * | 1996-01-29 | 2001-12-04 | Motorola, Inc. | Organic thin film transistor with enhanced carrier mobility |
US6344660B1 (en) * | 1997-03-25 | 2002-02-05 | International Business Machines Corporation | Thin-film field-effect transistor with organic semiconductor requiring low operating voltages |
US20040247814A1 (en) * | 1999-06-21 | 2004-12-09 | Henning Sirringhaus | Aligned polymer organic TFT |
US20050056877A1 (en) * | 2003-03-28 | 2005-03-17 | Nantero, Inc. | Nanotube-on-gate fet structures and applications |
Cited By (103)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7544534B2 (en) * | 2004-02-09 | 2009-06-09 | Samsung Mobile Display Co., Ltd. | Organic light-emitting diode (OLED) and method of fabrication thereof |
US20050173709A1 (en) * | 2004-02-09 | 2005-08-11 | Hun-Jung Lee | Organic light-emitting diode (OLED) and method of fabrication thereof |
US7179697B2 (en) * | 2004-09-30 | 2007-02-20 | Industrial Technology Research Institute | Method of fabricating an electronic device |
US20060079038A1 (en) * | 2004-09-30 | 2006-04-13 | Industrial Technology Research Institute | Method of fabricating an electronic device |
US20060157692A1 (en) * | 2004-11-02 | 2006-07-20 | Canon Kabushiki Kaisha | Organic transistor and manufacturing method thereof |
US20060121643A1 (en) * | 2004-12-03 | 2006-06-08 | Lg Philips Lcd Co., Ltd. | Organic thin film transistor, method for fabricating the same, and liquid crystal display device with the same |
US7439103B2 (en) * | 2004-12-03 | 2008-10-21 | Lg Display Co., Ltd. | Organic thin film transistor, method for fabricating the same, and liquid crystal display device with the same |
US20060186398A1 (en) * | 2005-02-18 | 2006-08-24 | Cheng-Chung Hsieh | Organic semiconductor device with multiple protective layers and the method of making the same |
US7714321B2 (en) * | 2005-03-19 | 2010-05-11 | Samsung Mobile Display Co., Ltd. | Organic thin film transistor, flat display device including the same, and method of manufacturing the organic thin film transistor |
US20060208253A1 (en) * | 2005-03-19 | 2006-09-21 | Kim Sung-Jin | Organic thin film transistor, flat display device including the same, and method of manufacturing the organic thin film transistor |
US20060237789A1 (en) * | 2005-04-22 | 2006-10-26 | Taek Ahn | Thin film transistor (TFT) and flat panel display including the TFT |
EP1715531A1 (en) * | 2005-04-22 | 2006-10-25 | Samsung SDI Co., Ltd. | Thin film transistor (TFT) and flat panel display including the TFT |
US7550766B2 (en) | 2005-04-22 | 2009-06-23 | Samsung Mobile Display Co., Ltd. | Thin film transistor (TFT) and flat panel display including the TFT |
US20060255336A1 (en) * | 2005-05-10 | 2006-11-16 | Kim Sung-Jin | Thin film transistor and method of manufacturing the same |
US20100224869A1 (en) * | 2005-06-03 | 2010-09-09 | Dai Nippon Printing Co., Ltd. | Organic semiconductor material, organic semiconductor structure and organic semiconductor apparatus |
US20060273302A1 (en) * | 2005-06-06 | 2006-12-07 | Xerox Corporation | Barrier layer for an organic electronic device |
US7705346B2 (en) * | 2005-06-06 | 2010-04-27 | Xerox Corporation | Barrier layer for an organic electronic device |
US8558227B2 (en) | 2005-06-30 | 2013-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
US8241948B2 (en) | 2005-06-30 | 2012-08-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
US20100240173A1 (en) * | 2005-06-30 | 2010-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
EP1742194A1 (en) | 2005-07-04 | 2007-01-10 | Seiko Epson Corporation | Electro-optical display and method of operation |
US20070058101A1 (en) * | 2005-09-05 | 2007-03-15 | Masahiro Kawasaki | Liquid crystal display device |
US20080237584A1 (en) * | 2005-09-06 | 2008-10-02 | Polylc Gmbh & Co. Kg | Organic Component and Electric Circuit Comprising Said Component |
WO2007028566A3 (en) * | 2005-09-06 | 2007-05-03 | Polyic Gmbh & Co Kg | Organic component and electric circuit comprising said component |
US20070080346A1 (en) * | 2005-10-07 | 2007-04-12 | Samsung Electronics Co., Ltd. | Organic thin film transistor array panel |
US20090236593A1 (en) * | 2005-10-10 | 2009-09-24 | Stmicroelectronics S.R.L. | Organic thin film transistor and process for manufacturing same |
US8653505B2 (en) * | 2005-10-10 | 2014-02-18 | Stmicroelectronics S.R.L. | Organic thin film transistor and process for manufacturing same |
US8668978B2 (en) | 2005-12-01 | 2014-03-11 | Northeastern University | Multi-biomarker biosensor |
US9388047B2 (en) * | 2005-12-01 | 2016-07-12 | Northeastern University | Directed assembly of carbon nanotubes and nanoparticles using nanotemplates |
US20110117582A1 (en) * | 2005-12-01 | 2011-05-19 | Northeastern University | Multi-biomarker biosensor |
US20090087622A1 (en) * | 2005-12-01 | 2009-04-02 | Ahmed Busnaina | Directed Assembly of Carbon Nanotubes and Nanoparticles Using Nanotemplates With Nanotrenches |
US20070145357A1 (en) * | 2005-12-23 | 2007-06-28 | Xerox Corporation | Thin-film transistor |
US8134144B2 (en) * | 2005-12-23 | 2012-03-13 | Xerox Corporation | Thin-film transistor |
US10001678B2 (en) | 2006-05-16 | 2018-06-19 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US9268188B2 (en) | 2006-05-16 | 2016-02-23 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US10509271B2 (en) | 2006-05-16 | 2019-12-17 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device comprising a semiconductor film having a channel formation region overlapping with a conductive film in a floating state |
US11726371B2 (en) | 2006-05-16 | 2023-08-15 | Semiconductor Energy Laboratory Co., Ltd. | FFS-mode liquid crystal display device comprising a top-gate transistor and an auxiliary wiring connected to a common electrode in a pixel portion |
US9709861B2 (en) | 2006-05-16 | 2017-07-18 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US11106096B2 (en) | 2006-05-16 | 2021-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US11435626B2 (en) | 2006-05-16 | 2022-09-06 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US11061285B2 (en) | 2006-05-16 | 2021-07-13 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device comprising a dogleg-like shaped pixel electrode in a plane view having a plurality of dogleg-like shaped openings and semiconductor device |
US8872182B2 (en) | 2006-05-16 | 2014-10-28 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US8841671B2 (en) | 2006-05-16 | 2014-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device and semiconductor device |
US8134145B2 (en) * | 2006-06-02 | 2012-03-13 | Samsung Electronics Co., Ltd. | Organic electronic device |
US20070278481A1 (en) * | 2006-06-02 | 2007-12-06 | Sang Yoon Lee | Organic electronic device |
US20090117686A1 (en) * | 2006-07-31 | 2009-05-07 | Industrial Technology Research Institute | Method of fabricating organic semiconductor device |
US20080032440A1 (en) * | 2006-07-31 | 2008-02-07 | Industrial Technology Research Institute | Organic semiconductor device and method of fabricating the same |
US7679081B2 (en) * | 2006-08-29 | 2010-03-16 | Industrial Technology Research Institute | Substrate structures and fabrication methods thereof |
US20080054255A1 (en) * | 2006-08-29 | 2008-03-06 | Industrial Technology Research Institute | Substrate structures and fabrication methods thereof |
US8502356B2 (en) | 2007-06-22 | 2013-08-06 | Cambridge Display Technology Limited | Organic thin film transistors |
US7867813B2 (en) | 2007-06-22 | 2011-01-11 | Cambridge Display Technology Limited | Organic thin film transistors |
GB2450381A (en) * | 2007-06-22 | 2008-12-24 | Cambridge Display Tech Ltd | Organic thin film transistors |
US20090101893A1 (en) * | 2007-06-22 | 2009-04-23 | Cambridge Display Technology Limited | Organic Thin Film Transistors |
US20110101323A1 (en) * | 2007-06-22 | 2011-05-05 | Cambridge Display Technology Limited | Organic thin film transistors |
GB2450381B (en) * | 2007-06-22 | 2009-11-11 | Cambridge Display Tech Ltd | Organic thin film transistors |
US10425698B2 (en) | 2008-01-30 | 2019-09-24 | Aibuy, Inc. | Interactive product placement system and method therefor |
US9986305B2 (en) | 2008-01-30 | 2018-05-29 | Cinsay, Inc. | Interactive product placement system and method therefor |
US10438249B2 (en) | 2008-01-30 | 2019-10-08 | Aibuy, Inc. | Interactive product system and method therefor |
US9351032B2 (en) | 2008-01-30 | 2016-05-24 | Cinsay, Inc. | Interactive product placement system and method therefor |
US11227315B2 (en) | 2008-01-30 | 2022-01-18 | Aibuy, Inc. | Interactive product placement system and method therefor |
US9674584B2 (en) | 2008-01-30 | 2017-06-06 | Cinsay, Inc. | Interactive product placement system and method therefor |
US10055768B2 (en) | 2008-01-30 | 2018-08-21 | Cinsay, Inc. | Interactive product placement system and method therefor |
US9332302B2 (en) | 2008-01-30 | 2016-05-03 | Cinsay, Inc. | Interactive product placement system and method therefor |
US9338499B2 (en) | 2008-01-30 | 2016-05-10 | Cinsay, Inc. | Interactive product placement system and method therefor |
US9338500B2 (en) | 2008-01-30 | 2016-05-10 | Cinsay, Inc. | Interactive product placement system and method therefor |
US9344754B2 (en) | 2008-01-30 | 2016-05-17 | Cinsay, Inc. | Interactive product placement system and method therefor |
US10986412B2 (en) | 2008-05-03 | 2021-04-20 | Aibuy, Inc. | Methods and system for generation and playback of supplemented videos |
US10225614B2 (en) | 2008-05-03 | 2019-03-05 | Cinsay, Inc. | Method and system for generation and playback of supplemented videos |
US9210472B2 (en) | 2008-05-03 | 2015-12-08 | Cinsay, Inc. | Method and system for generation and playback of supplemented videos |
US9113214B2 (en) | 2008-05-03 | 2015-08-18 | Cinsay, Inc. | Method and system for generation and playback of supplemented videos |
US9813770B2 (en) | 2008-05-03 | 2017-11-07 | Cinsay, Inc. | Method and system for generation and playback of supplemented videos |
GB2469507B (en) * | 2009-04-16 | 2011-05-04 | Cambridge Display Tech Ltd | Organic thin film transistors |
DE112010001651T5 (en) | 2009-04-16 | 2012-08-02 | Cambridge Display Technology Ltd. | Process for producing an organic thin film transistor |
GB2469507A (en) * | 2009-04-16 | 2010-10-20 | Cambridge Display Tech Ltd | Organic thin film transistors |
US8946685B2 (en) | 2009-04-16 | 2015-02-03 | Cambridge Display Technology Limited | Method of making an organic thin film transistor |
EP2433320B1 (en) * | 2009-06-05 | 2020-04-22 | Flexenable Limited | Method of manufacturing electronic devices |
US20110117695A1 (en) * | 2009-11-18 | 2011-05-19 | Metal Industries Research & Development Centre | Fabrication method of organic thin-film transistors |
US8426852B2 (en) * | 2009-12-08 | 2013-04-23 | Samsung Electronics Co., Ltd. | Transistors and electronic apparatuses including same |
US20110133176A1 (en) * | 2009-12-08 | 2011-06-09 | Samsung Electronics Co., Ltd. | Transistor and electronic apparatus including same |
US20110156043A1 (en) * | 2009-12-31 | 2011-06-30 | Au Optronics Corporation | Thin film transistor |
US8586425B2 (en) | 2009-12-31 | 2013-11-19 | Au Optronics Corporation | Thin film transistor |
US10186578B2 (en) | 2010-07-14 | 2019-01-22 | Rohm Co., Ltd. | Schottky barrier diode |
US20120018836A1 (en) * | 2010-07-14 | 2012-01-26 | Rohm Co., Ltd. | Schottky barrier diode |
US10559658B2 (en) | 2010-07-14 | 2020-02-11 | Rohm Co., Ltd. | Schottky barrier diode |
US9859370B2 (en) | 2010-07-14 | 2018-01-02 | Rohm Co., Ltd. | Schottky barrier diode |
US8624347B2 (en) * | 2010-07-14 | 2014-01-07 | Rohm Co., Ltd. | Schottky barrier diode |
JP2012222204A (en) * | 2011-04-11 | 2012-11-12 | Dainippon Printing Co Ltd | Manufacturing method of organic semiconductor element |
US20140231886A1 (en) * | 2013-02-18 | 2014-08-21 | Samsung Electronics Co., Ltd. | Two-dimensional material stacked flexible photosensor |
US11763348B2 (en) | 2013-09-11 | 2023-09-19 | Aibuy, Inc. | Dynamic binding of video content |
US10559010B2 (en) | 2013-09-11 | 2020-02-11 | Aibuy, Inc. | Dynamic binding of video content |
US9875489B2 (en) | 2013-09-11 | 2018-01-23 | Cinsay, Inc. | Dynamic binding of video content |
US9953347B2 (en) | 2013-09-11 | 2018-04-24 | Cinsay, Inc. | Dynamic binding of live video content |
US11074620B2 (en) | 2013-09-11 | 2021-07-27 | Aibuy, Inc. | Dynamic binding of content transactional items |
US10268994B2 (en) | 2013-09-27 | 2019-04-23 | Aibuy, Inc. | N-level replication of supplemental content |
US11017362B2 (en) | 2013-09-27 | 2021-05-25 | Aibuy, Inc. | N-level replication of supplemental content |
US10701127B2 (en) | 2013-09-27 | 2020-06-30 | Aibuy, Inc. | Apparatus and method for supporting relationships associated with content provisioning |
CN110730928A (en) * | 2017-05-10 | 2020-01-24 | 国立研究开发法人物质·材料研究机构 | Electrochromic device using organic/metal hybrid polymer and method for manufacturing the same |
US10845696B2 (en) * | 2018-09-28 | 2020-11-24 | Lg Display Co., Ltd. | Display device |
US20200103741A1 (en) * | 2018-09-28 | 2020-04-02 | Lg Display Co., Ltd. | Display device |
US20220019113A1 (en) * | 2020-07-15 | 2022-01-20 | Japan Display Inc. | Display device |
US11934075B2 (en) * | 2020-07-15 | 2024-03-19 | Japan Display Inc. | Display device |
US20220045274A1 (en) * | 2020-08-06 | 2022-02-10 | Facebook Technologies Llc | Ofets having organic semiconductor layer with high carrier mobility and in situ isolation |
CN112117333A (en) * | 2020-09-24 | 2020-12-22 | 京东方科技集团股份有限公司 | Thin film transistor, preparation method thereof, display substrate and display device |
Also Published As
Publication number | Publication date |
---|---|
US7585697B2 (en) | 2009-09-08 |
KR100641376B1 (en) | 2006-10-31 |
US20070099333A1 (en) | 2007-05-03 |
JP4325479B2 (en) | 2009-09-02 |
TWI284927B (en) | 2007-08-01 |
KR20050010494A (en) | 2005-01-27 |
TW200514141A (en) | 2005-04-16 |
JP2005051199A (en) | 2005-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7585697B2 (en) | Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device | |
JP4349307B2 (en) | Organic semiconductor device manufacturing method, organic semiconductor device, electronic device, and electronic apparatus | |
US7719496B2 (en) | Organic thin film transistor, method of manufacturing the same, and flat panel display device with the organic thin film transistor | |
US6740900B2 (en) | Organic thin-film transistor and manufacturing method for the same | |
US7342247B2 (en) | Organic semiconductor transistor with banks confining the semiconductor | |
EP1675196B1 (en) | Method for manufacturing a thin film transistor and a flat panel display | |
US7180108B2 (en) | Transistor, circuit board, display and electronic equipment | |
US20060102894A1 (en) | Electronic device, method of manufacturing an electronic device, and electronic apparatus | |
US20070109457A1 (en) | Organic thin film transistor array panel | |
KR20060059794A (en) | Active matrix substrate, electro-optical device, electronic apparatus, and manufacturing method of active matrix substrate | |
US20070235733A1 (en) | Transistor, pixel electrode substrate, electro-optic device, electronic apparatus, and process for manufacturing semiconductor element | |
JP2005243822A (en) | Thin film transistor, method for manufacturing same circuit thereof, electronic device and electronic apparatus | |
JP2003324202A (en) | Organic thin-film transistor and method of manufacturing the same | |
US20090072225A1 (en) | Flat panel display device having organic thin film transistor and manufacturing method thereof | |
CN102376892A (en) | Semiconductor device, display device and electronic equipment | |
US20070295960A1 (en) | Semiconductor device, electro-optical device, electronic apparatus, and method of producing semiconductor device | |
JP4419425B2 (en) | Organic thin film transistor element | |
JP2007238724A (en) | Liquid state material, method for producing substrate plate having membrane, method for producing electro-optical device and method for producing electronic instrument | |
JP2008235607A (en) | Thin film transistor, wiring substrate, display unit, and electronic equipment | |
US20080073648A1 (en) | Thin film transistor array panel and manufacturing method thereof | |
JP2005248315A (en) | Film deposition method, film, electronic component, and electronic equipment | |
JP2011119529A (en) | Semiconductor device, integrated circuit, matrix circuit, display element, radio communication apparatus, electronic apparatus, and method of manufacturing the semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEIKO EPSON CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MORIYA, SOICHI;REEL/FRAME:015285/0484 Effective date: 20040908 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |