US20050093134A1 - Device packages with low stress assembly process - Google Patents
Device packages with low stress assembly process Download PDFInfo
- Publication number
- US20050093134A1 US20050093134A1 US10/698,656 US69865603A US2005093134A1 US 20050093134 A1 US20050093134 A1 US 20050093134A1 US 69865603 A US69865603 A US 69865603A US 2005093134 A1 US2005093134 A1 US 2005093134A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- package
- semiconductor substrate
- array
- insert
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/0032—Packages or encapsulation
- B81B7/0045—Packages or encapsulation for reducing stress inside of the package structure
- B81B7/0048—Packages or encapsulation for reducing stress inside of the package structure between the MEMS die and the substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/01—Packaging MEMS
- B81C2203/0172—Seals
- B81C2203/019—Seals characterised by the material or arrangement of seals between parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
Definitions
- the present invention is generally related to the art of packaging devices, and more particularly, to packaging stress sensitive devices.
- Stress sensitive devices such as optical devices (e.g. photo detectors, CCDs, LCD, photodiodes), microelectromechanical systems (e.g. spatial light modulators using micromirrors) may suffer from device failure due to warping and stresses induced either during device packaging processes or in operation after improper packaging processes.
- the device In a typical packaging process, the device is attached to a package substrate for holding the device.
- the coefficient of thermal expansion (CTE) of the package substrate does not match the device substrate that contacts the package substrate, the device will be warped, resulting in device failure.
- CTE coefficient of thermal expansion
- the present invention discloses a method of packaging stress sensitive devices. Stresses, such as thermal stresses and warpage are reduced to tolerable levels by providing one or more substrates between the device and package substrates.
- a substrate of a package for packaging a micromirror array device comprises: a laminate that comprises a plurality of substrate layers bonded together and a discontinuous substrate layer disposed between and bonded to both the micromirror lower semiconductor substrate and the package bottom substrate.
- a method of packaging a micromirror array device comprises: providing a first package substrate; attaching a semiconductor device or a microelectromechanical device to an intermediate substrate layer; attaching said contraption to the first package substrate; placing a second substrate on the first package substrate; and bonding the first and second substrate using appropriate techniques.
- FIG. 1 a is a diagram schematically illustrating a packaging substrate for packaging a micromirror array device, the packaging substrate having a heater that is formed along the periphery of one surface of the substrate and embedded underneath said surface of said substrate according to an embodiment of the invention;
- FIG. 1 b is a cross-sectional view of the package substrate of FIG. 1 ;
- FIG. 2 is a diagram schematically illustrating a packaging substrate having a heater that is laminated between two layers of said packaging substrate according to another embodiment of the invention
- FIG. 3 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate in FIG. 1 according to another embodiment of the invention
- FIG. 3 b is a cross-sectional view of the package in FIG. 3 a;
- FIG. 4 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate in FIG. 1 according to yet another embodiment of the invention
- FIG. 4 b is a cross-sectional view of the micromirror array package of FIG. 4 a;
- FIG. 5 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate of FIG. 2 according to yet another embodiment of the invention
- FIG. 5 b is a cross-sectional view of the micromirror array device of FIG. 5 a;
- FIG. 6 a is a cross-sectional view of the micromirror array device of FIG. 3 , schematically illustrating the adhesive layers used for bonding the micromirror array device to an intermediate substrate and to the package according to one embodiment of the invention;
- FIG. 6 b illustrates a cross-sectional view of the micromirror array device of FIG. 3 , depicting the different adhesive layers used for bonding the micromirror array device to an intermediate substrate and to the package according to another embodiment of the invention
- FIG. 6 c is a cross-sectional view of the micromirror array device of FIG. 3 , schematically illustrating the different exemplary adhesive layers and substances used for bonding the micromirror array device to an intermediate substrate and to the package according to yet another embodiment of the invention.
- FIG. 6 d illustrates a cross-sectional view of the micromirror array device of FIG. 3 , depicting the different exemplary adhesive layers and substances used for bonding the micromirror array device to an intermediate discontinuous substrate and to the package according to one embodiment of the invention.
- the present invention is illustrated as being implemented in a suitable packaging process for stress sensitive devices, such as optical devices (e.g. photo detectors, CCDs, LCD, photodiodes) and microelectromechanical systems (e.g. spatial light modulators using micromirrors).
- stress sensitive devices such as optical devices (e.g. photo detectors, CCDs, LCD, photodiodes) and microelectromechanical systems (e.g. spatial light modulators using micromirrors).
- optical devices e.g. photo detectors, CCDs, LCD, photodiodes
- microelectromechanical systems e.g. spatial light modulators using micromirrors
- Packaging substrate 200 comprises substrate layer 210 and substrate layer 215 .
- Substrate layer 210 has a concave surface that forms a cavity in which the stress sensitive device can be disposed.
- heater 220 is formed along the periphery of the concave surface of substrate layer 210 . Electric current from external electric power source can be introduced into heater 220 via two leads 222 so as to generating heat. Heater 220 is laminated between substrate layers 210 and 215 .
- a cross-sectional view of packaging substrate 200 is illustrated in FIG. 1 b.
- Substrate layers 210 and 215 can be any suitable preferably non-electrically conducting materials, preferably ceramic or glass, and more preferably ceramic. Other materials (e.g. organic or hybrid organic-inorganic materials) could also be used depending upon their melting points.
- substrate layers 210 and 215 each can be a multilayered structure that further comprises a plurality of substrate layers. In this situation, the top layer, on which the heater is disposed, of substrate 210 and the bottom layer, which face the heater, of substrate 215 are preferably non-electrically conducting.
- Other layers, including the substrate layers underneath the top layer of substrate 210 and the substrate layers above the bottom layer of substrate 215 can be any desired materials, such as ceramic, glass and metallic materials.
- substrate layer 210 has a concave surface that forms a cavity in which micromirror array device can be placed.
- the substrate layers can be flat plates, as shown in FIG. 2 .
- substrate layers 266 and 262 of package substrate 260 both are flat plates.
- heater 220 is provided. The heater is formed on substrate layer 266 and along the periphery of the surface of substrate layer 266 and is laminated between substrate layers 266 and 262 .
- Stress sensitive device, such as micromirror array device 105 can be bonded to substrate layer 106 and supported thereby by package substrate 262 .
- the intermediate substrate layer 106 can be attached to package substrate 262 and further on provide support for micromirror array device 105 .
- Substrate 106 consists preferably of a material with similar mechanical properties to that of the lower substrate material of the micromirror array device 105 (e.g. Si).
- the present invention is particularly useful for packaging semiconductor devices or micromirror array devices.
- the methods and packages disclosed can also be applied in packaging other type of stress sensitive devices, such as MEMS-based optical switches, image sensors or detectors and semiconductor devices.
- Other variations of the packaging substrates without departure from the spirit of the present invention may also be applicable.
- the packaging substrate layers can be any desired shapes, other than the preferred rectangular shape.
- micromirror array device package using the packaging substrate with an integral heater in FIG. 1 is illustrated therein.
- micromirror array device 105 with attached substrate layer 106 is packed in the cavity of packaging substrate 200 , which comprises integral heater 220 as shown in FIG. 1 and the intermediate layer 106 attached to said package substrate.
- a double substrate type micromirror device is illustrated, however, as in all the drawings, a single substrate device (e.g. micromirrors formed on silicon wafer) could be used.
- Cover substrate 235 which is preferably glass, is provided for sealing the micromirror array device within the cavity.
- sealing medium 230 In order to bond cover substrate 270 and packaging substrate 200 , sealing medium 230 , preferably one that forms a hermetic seal and has a melting temperature of 300° C. or less, and preferably 200° C. or less, is disposed between the cover substrate and packaging substrate as shown.
- the sealing material is an inorganic material such as a metal, metal alloy or metal compounds (e.g. a metal or metalloid oxide).
- sealing medium layer 230 can also be deposited directly on the surface of packaging substrate 200 , or on the surface of the lower surface of cover substrate 235 , in which case, sealing medium layer 230 is preferably deposited along the periphery of the lower surface of the cover substrate.
- Sealing medium 230 is preferably a material that is stable, reliable, cost-effective and has good thermal-properties (e.g. co-efficient of thermal expansion (CTE), thermal-conductivity etc.) compatible with the other components, such as package substrate 200 and cover substrate 235 , of the micromirror array device package. It is further preferred that sealing medium has a low melting temperature (when the sealing medium is non-metallic) or soldering temperature (when the sealing medium is metallic). Glass frit, such as Kyocera KC-700, is an acceptable candidate for the sealing medium. During the bonding process, an electric current is driven through the integral heater via the two heater leads (i.e. leads 222 ) for generating heat.
- CTE co-efficient of thermal expansion
- the amplitude of the electric voltage is dominated by electric characteristics of the heater (e.g. electric properties of the material of the heater, the shape of the heater), thermal characteristics and geometry of the substrate layers of packaging substrate 200 and the desired temperature on the surface of packaging substrate 200 for melting sealing medium (e.g. sealing medium layer 230 ).
- the melting temperature also the desired temperature on the surface of packaging substrate 200 , of sealing medium 230 is from 100 to 300° C., preferably around 350° C.
- the heater is embedded underneath the surface of the packaging substrate at a distance preferably from 1 millimeter to 10 millimeters, preferably around 7 millimeters.
- the packaging substrate is ceramic.
- the voltage set up between the two heater leads 222 is preferably from 40 to 100 volts, preferably around 70 volts. In other words, this voltage causes the heater generating heat with an amount that raises the surface temperature of the packaging substrate to the melting temperature of sealing medium layer 230 . As a result, sealing medium is melted and used to bond cover substrate 235 and packaging substrate 200 .
- the temperature at the micromirror device location is far less than the temperature that causes mechanical failure of the micromirrors of the micromirror device. In the embodiment of the invention, the temperature at the micromirror device location is preferably less than 70° C.
- FIG. 3 b During the bonding process, external pressure may be applied to the cover substrate, as shown in FIG. 3 b , wherein a cross-sectional view of FIG. 3 a is illustrated therein.
- the voltage, as well as the external pressure can be withdrawn, but not necessarily at the same time.
- one or more getters 325 can be provided within the package 270 for absorbing moistures and impurity particles (e.g. organic particles) either sealed within the cavity or emitted from the components of package 270 during the packaging process, especially during the heating process.
- impurity particles e.g. organic particles
- cover substrate 235 is preferably visible light transparent glass, it may also consist of other materials, such as metals or materials that are not transparent to visible light.
- cover substrate 235 preferably comprises an inlay light transparent glass for allowing light to travel through and shine on micromirror array device 105 .
- cover substrate 235 may have an opening forming window with a light transparent glass mounted on the window for allowing transmission of incident light.
- a light blocking mask with light blocking strips formed around the circumference of the mask may be applied along cover substrate 235 for blocking incident light not shining on the surface of the micromirror array device. By this, optical performance, such as contrast ratio, of the micromirror array device can be improved.
- solderable metallic materials such as Au, BiSn x , AuSn x , InAg x , PbSn x , and copper
- solderable metallic materials such as Au, BiSn x , AuSn x , InAg x , PbSn x , and copper
- solderable metallic materials have poor adhesion to oxide materials or layers that often form on surfaces of the substrates.
- a metallization film is preferably employed to metalizing the surface of the substrate before using solderable metallic sealing mediums, which will be discussed in further detail in the following.
- sealing medium layer 245 comprises a solderable metallic material that is preferably stable, reliable, cost-effective and has thermal-properties (e.g. co-efficient of thermal expansion (CTE), thermal-conductivity etc.) compatible with the other components, such as package substrate 200 and cover substrate 235 , of the micromirror array device package, and more preferably has a low soldering temperature.
- thermal-properties e.g. co-efficient of thermal expansion (CTE), thermal-conductivity etc.
- metallization layers 240 and 250 are provided for metalizing the lower surface of cover substrate 235 and top surface of package substrate 200 , respectively.
- Metallization mediums can be any suitable materials, such as aluminum, gold, nickel or composition of two or more of suitable metallic elements, such as gold/nickel, preferably a material with low soldering temperature. These materials can be deposited on the surfaces as thick or thin films using suitable deposition methods, such as those standard methods (e.g. sputtering) for depositing thin film and those standard methods (e.g. print and paste) for depositing thick films.
- metallization medium layer 250 is a thin layer of noble metallic material, such as gold. This metallization medium layer is preferably deposited, such as sputtered as a film on the lower surface of cover substrate 235 .
- metallization layer 240 is provided between sealing medium layer 245 and package substrate 200 for metalizing the top surface of the package substrate.
- Metallization layer 240 is also preferably deposited, such as sputtered as a film on the upper surface of package substrate 200 .
- these metallization layers may have high soldering temperatures. In this situation, theses metallization layers are integral with cover substrate 235 and substrate 200 , respectively.
- metallization layers 250 and 240 each could be a multilayered structure.
- the multilayered structure comprises a metal-oxide layer (e.g.
- metallization layer 240 further comprises a tungsten layer, a nickel layer and a gold layer.
- metallization medium layer 250 may also be a multilayered structure that further comprises a plurality of metallization layers as desired.
- the third metallic layer on top preferably comprises a metallic material having low oxidation.
- Exemplary metallic materials for the third metallic layer are, Au, Cr and other noble metals.
- the integral heater embedded underneath the surface of package substrate 200 is electrically powered for generating heat so as to solder sealing medium layer 245 between metallization layers 240 and 250 . Meanwhile, external pressure may be applied to the package for enforcing bonding package substrate 200 and cover substrate 235 , as shown in FIG. 4 b.
- cover substrate 235 may also have a heater.
- the heater e.g. heater 220
- the heater in cover substrate 235 can be formed along the periphery of the surface of the cover substrate and embedded underneath said surface of the cover substrate. This heater in the cover substrate can be used in bonding the cover substrate and the package substrate. And it is especially useful in soldering metallization medium layer 250 and sealing medium layer 245 .
- FIG. 4 b A cross-sectional view of package 275 in FIG. 4 a is illustrated in FIG. 4 b . As seen, other features, such as getters 325 can be provided for absorbing moisture.
- package substrate 300 is a flat plate with integral heater 220 embedded underneath the surface of the package substrate.
- Micromirror array device 105 is bonded to substrate layer 106 and supported thereby by package substrate.
- Spacer 310 is placed on the package substrate and forms a space along with package substrate 300 and layer 106 for accommodating the micromirror array device.
- Cover substrate 320 is placed above the spacer and the package substrate.
- sealing medium layers 315 and 305 are provided between the cover substrate and the spacer, and between the spacer and the package substrate, respectively.
- package substrate 300 and spacer 310 are ceramic.
- spacer 310 can be, Kovar, Invar, and NiFe x .
- cover substrate 320 is light transparent glass.
- Sealing medium layers 315 and 305 are glass frit.
- heater 220 is electrically powered for generating heat so as to melt sealing medium layers 305 and 315 .
- external pressure (not shown) can be applied to enforcing the bonding.
- cover substrate 320 is glass for allowing incident light traveling through to shine on the micromirror array device.
- the cover substrate can be a ceramic or metallic material or any other desired materials that are not transparent to visible light.
- the cover substrate comprises a window with inlay glass for allowing incident light passing through.
- a glass plate may be mounted on the window of the substrate that is not incident light transparent.
- a light blocking mask e.g. a rectangular frame that blocks incident light around the periphery of the micromirror array device is attached to the surface of the cover substrate, or directly painted or otherwise deposited around the circumference of the cover substrate. This is particularly useful when the cover substrate is glass.
- the cover substrate can be a concave cover cap (not shown) with the lower surface of the cover substrate extended towards the opposite surface (e.g. the top surface) of the cover substrate.
- the cover cap and package substrate 300 can form a space for housing the micromirror array device without spacer 310 . Accordingly, the number of metallization medium layers and the number of sealing medium layers can be reduced, and bonding process can be simplified.
- cover substrate 320 that is a cover cap and package substrate 300 is provided for housing micromirror array device 105 , packaging processes described with reference to FIGS. 3 a and 4 a can be directly applied herein.
- FIG. 5 b a cross-sectional view of the micromirror array package in FIG. 5 a is illustrated therein.
- the intermediate layer attached to it, the cover substrate, the sealing medium layer and the metallization medium layers, getters may also be formed within the package.
- the cover light transmissive substrate need not be parallel to the lower substrate, and the micromirror array device, such as set forth in U.S. patent application Ser. No. 10/343,307, filed on Jan. 29, 2003 to Huibers, the subject matter of which being incorporated herein by reference.
- FIG. 6 a a cross-sectional view of a micromirror array device package using the packaging substrate with an integral heater of FIG. 1 is illustrated therein.
- a double substrate type micromirror device 105 is shown with two separate adhesive layers bonding said substrates.
- An even adhesive layer further bonds said device with substrate layer 106 and the same method is employed in bonding layer 106 with package substrate 210 .
- the addition of substrate layer 106 to the bonding process of the micromirror device to the packaging substrate allows for a wide range of adhesives and packaging materials to be adapted into the assembly process, since most of the stress induced during assembly and packaging is now supported by insert 106 instead of micromirror device 105 .
- FIG. 6 b shows a different pattern in adhesive dispensing for bonding the double substrate micromirror device 105 to layer 106 according to another embodiment of the invention.
- Substrate layer 106 is in this case attached to micromirror device 105 using small quantities of adhesive substance, which successfully minimizes flexure problems but may create instead a heat transfer problem between the two substrates due to the reduction of contact surface.
- FIG. 6 c illustrates another dispensing pattern for the adhesive layer that bonds substrate layer 106 to the double substrate micromirror device 105 .
- FIG. 6 d illustrates a cross-sectional view of a micromirror array device package using the packaging substrate with an integral heater of FIG. 1 according to yet another embodiment of the invention.
- the two substrates of micromirror device 105 are bonded together using a doped adhesive substance, while substrate insert 106 is now a discontinuous layer bonded with adhesive substance to both micromirror device 105 and package substrate 210 .
- multiple discontinuous substrate inserts can exist between the assembly and the package, which greatly reduces flexure resulted from the CTE mismatch and/or deformation of the bonding materials or the insert itself.
- the package substrate can be other suitable materials, such as silicon dioxide, silicon carbide, silicon nitride, and glass ceramic.
- suitable auxiliary methods and components such as applications of Infrared Radiation during bonding for soldering the sealing medium layers, and pillars or other structures for aliening the substrates are also applicable.
- other desired materials such as anti-stiction material, preferably in vapor phase for reducing stiction of the micromirrors of the micromirror array device, may also be deposited inside the package. The anti-stiction material can be deposited before bonding the cover substrate and lower substrate.
- the invention as described herein contemplates all such embodiments as may come within the scope of the following claims and equivalents thereof.
Abstract
Description
- The present invention is generally related to the art of packaging devices, and more particularly, to packaging stress sensitive devices.
- Stress sensitive devices, such as optical devices (e.g. photo detectors, CCDs, LCD, photodiodes), microelectromechanical systems (e.g. spatial light modulators using micromirrors) may suffer from device failure due to warping and stresses induced either during device packaging processes or in operation after improper packaging processes. In a typical packaging process, the device is attached to a package substrate for holding the device. When the coefficient of thermal expansion (CTE) of the package substrate does not match the device substrate that contacts the package substrate, the device will be warped, resulting in device failure.
- An approach to solve this problem is to select device substrate and package substrate having the same or similar CTEs. However, this is not achievable in many situations because the selection of the device substrate and also the package substrate need to satisfy other requirements with higher priority.
- Therefore, a method is desired for packaging stress sensitive devices with a low stress assembly process, while allows for employing a wide range of adhesives and packaging materials.
- In view of the foregoing, the present invention discloses a method of packaging stress sensitive devices. Stresses, such as thermal stresses and warpage are reduced to tolerable levels by providing one or more substrates between the device and package substrates.
- According to an embodiment of the invention, a substrate of a package for packaging a micromirror array device is provided therein. The substrate comprises: a laminate that comprises a plurality of substrate layers bonded together and a discontinuous substrate layer disposed between and bonded to both the micromirror lower semiconductor substrate and the package bottom substrate.
- According to another embodiment of the invention, a method of packaging a micromirror array device is disclosed. The method comprises: providing a first package substrate; attaching a semiconductor device or a microelectromechanical device to an intermediate substrate layer; attaching said contraption to the first package substrate; placing a second substrate on the first package substrate; and bonding the first and second substrate using appropriate techniques.
- While the appended claims set forth the features of the present invention with particularity, the invention, together with its objects and advantages, may be best understood from the following detailed description taken in conjunction with the accompanying drawings of which:
-
FIG. 1 a is a diagram schematically illustrating a packaging substrate for packaging a micromirror array device, the packaging substrate having a heater that is formed along the periphery of one surface of the substrate and embedded underneath said surface of said substrate according to an embodiment of the invention; -
FIG. 1 b is a cross-sectional view of the package substrate ofFIG. 1 ; -
FIG. 2 is a diagram schematically illustrating a packaging substrate having a heater that is laminated between two layers of said packaging substrate according to another embodiment of the invention; -
FIG. 3 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate inFIG. 1 according to another embodiment of the invention; -
FIG. 3 b is a cross-sectional view of the package inFIG. 3 a; -
FIG. 4 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate inFIG. 1 according to yet another embodiment of the invention; -
FIG. 4 b is a cross-sectional view of the micromirror array package ofFIG. 4 a; -
FIG. 5 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate ofFIG. 2 according to yet another embodiment of the invention; -
FIG. 5 b is a cross-sectional view of the micromirror array device ofFIG. 5 a; -
FIG. 6 a is a cross-sectional view of the micromirror array device ofFIG. 3 , schematically illustrating the adhesive layers used for bonding the micromirror array device to an intermediate substrate and to the package according to one embodiment of the invention; -
FIG. 6 b illustrates a cross-sectional view of the micromirror array device ofFIG. 3 , depicting the different adhesive layers used for bonding the micromirror array device to an intermediate substrate and to the package according to another embodiment of the invention; -
FIG. 6 c is a cross-sectional view of the micromirror array device ofFIG. 3 , schematically illustrating the different exemplary adhesive layers and substances used for bonding the micromirror array device to an intermediate substrate and to the package according to yet another embodiment of the invention; and -
FIG. 6 d illustrates a cross-sectional view of the micromirror array device ofFIG. 3 , depicting the different exemplary adhesive layers and substances used for bonding the micromirror array device to an intermediate discontinuous substrate and to the package according to one embodiment of the invention. - Turning to the drawings, the present invention is illustrated as being implemented in a suitable packaging process for stress sensitive devices, such as optical devices (e.g. photo detectors, CCDs, LCD, photodiodes) and microelectromechanical systems (e.g. spatial light modulators using micromirrors). The following description is based on selected embodiments of the invention and should not be interpreted as a limitation of the invention with regard to alternative embodiments that are not explicitly described herein.
- Referring to
FIG. 1 a, a packaging substrate for packaging stress sensitive devices is illustrated therein.Packaging substrate 200 comprisessubstrate layer 210 andsubstrate layer 215.Substrate layer 210 has a concave surface that forms a cavity in which the stress sensitive device can be disposed. As an alternative feature,heater 220 is formed along the periphery of the concave surface ofsubstrate layer 210. Electric current from external electric power source can be introduced intoheater 220 via two leads 222 so as to generating heat.Heater 220 is laminated betweensubstrate layers packaging substrate 200 is illustrated inFIG. 1 b. -
Substrate layers substrate layers substrate 210 and the bottom layer, which face the heater, ofsubstrate 215 are preferably non-electrically conducting. Other layers, including the substrate layers underneath the top layer ofsubstrate 210 and the substrate layers above the bottom layer ofsubstrate 215 can be any desired materials, such as ceramic, glass and metallic materials. - As discussed above,
substrate layer 210 has a concave surface that forms a cavity in which micromirror array device can be placed. Alternatively, the substrate layers can be flat plates, as shown inFIG. 2 . Referring toFIG. 2 ,substrate layers package substrate 260 both are flat plates. Alternatively,heater 220 is provided. The heater is formed onsubstrate layer 266 and along the periphery of the surface ofsubstrate layer 266 and is laminated betweensubstrate layers micromirror array device 105 can be bonded tosubstrate layer 106 and supported thereby bypackage substrate 262. Alternatively, theintermediate substrate layer 106 can be attached topackage substrate 262 and further on provide support formicromirror array device 105.Substrate 106 consists preferably of a material with similar mechanical properties to that of the lower substrate material of the micromirror array device 105 (e.g. Si). - In the following, exemplary implementations of the embodiments of the present invention will be discussed with reference to packages of micromirror array devices and packaging processes for making the same. It will be understood by those skilled in the art that the following exemplary implementations are for demonstration purposes only and should not be interpreted by any ways as a limitation. In particular, although not limited thereto, the present invention is particularly useful for packaging semiconductor devices or micromirror array devices. The methods and packages disclosed can also be applied in packaging other type of stress sensitive devices, such as MEMS-based optical switches, image sensors or detectors and semiconductor devices. Other variations of the packaging substrates without departure from the spirit of the present invention may also be applicable. For example, the packaging substrate layers can be any desired shapes, other than the preferred rectangular shape.
- Referring to
FIG. 3 a, a micromirror array device package using the packaging substrate with an integral heater inFIG. 1 is illustrated therein. Specifically,micromirror array device 105 with attachedsubstrate layer 106 is packed in the cavity ofpackaging substrate 200, which comprisesintegral heater 220 as shown inFIG. 1 and theintermediate layer 106 attached to said package substrate. A double substrate type micromirror device is illustrated, however, as in all the drawings, a single substrate device (e.g. micromirrors formed on silicon wafer) could be used.Cover substrate 235, which is preferably glass, is provided for sealing the micromirror array device within the cavity. In order to bondcover substrate 270 andpackaging substrate 200, sealingmedium 230, preferably one that forms a hermetic seal and has a melting temperature of 300° C. or less, and preferably 200° C. or less, is disposed between the cover substrate and packaging substrate as shown. Preferably the sealing material is an inorganic material such as a metal, metal alloy or metal compounds (e.g. a metal or metalloid oxide). Alternatively, sealingmedium layer 230 can also be deposited directly on the surface ofpackaging substrate 200, or on the surface of the lower surface ofcover substrate 235, in which case, sealingmedium layer 230 is preferably deposited along the periphery of the lower surface of the cover substrate. Sealing medium 230 is preferably a material that is stable, reliable, cost-effective and has good thermal-properties (e.g. co-efficient of thermal expansion (CTE), thermal-conductivity etc.) compatible with the other components, such aspackage substrate 200 andcover substrate 235, of the micromirror array device package. It is further preferred that sealing medium has a low melting temperature (when the sealing medium is non-metallic) or soldering temperature (when the sealing medium is metallic). Glass frit, such as Kyocera KC-700, is an acceptable candidate for the sealing medium. During the bonding process, an electric current is driven through the integral heater via the two heater leads (i.e. leads 222) for generating heat. The amplitude of the electric voltage is dominated by electric characteristics of the heater (e.g. electric properties of the material of the heater, the shape of the heater), thermal characteristics and geometry of the substrate layers ofpackaging substrate 200 and the desired temperature on the surface ofpackaging substrate 200 for melting sealing medium (e.g. sealing medium layer 230). As an example, the melting temperature, also the desired temperature on the surface ofpackaging substrate 200, of sealing medium 230 is from 100 to 300° C., preferably around 350° C. The heater is embedded underneath the surface of the packaging substrate at a distance preferably from 1 millimeter to 10 millimeters, preferably around 7 millimeters. In this example, the packaging substrate is ceramic. Then the voltage set up between the two heater leads 222 is preferably from 40 to 100 volts, preferably around 70 volts. In other words, this voltage causes the heater generating heat with an amount that raises the surface temperature of the packaging substrate to the melting temperature of sealingmedium layer 230. As a result, sealing medium is melted and used tobond cover substrate 235 andpackaging substrate 200. Meanwhile, the temperature at the micromirror device location is far less than the temperature that causes mechanical failure of the micromirrors of the micromirror device. In the embodiment of the invention, the temperature at the micromirror device location is preferably less than 70° C. - During the bonding process, external pressure may be applied to the cover substrate, as shown in
FIG. 3 b, wherein a cross-sectional view ofFIG. 3 a is illustrated therein. After a predetermined time period when the cover substrate and the packaging substrate are securely bonded, the voltage, as well as the external pressure, can be withdrawn, but not necessarily at the same time. As shown inFIG. 3 b, one ormore getters 325 can be provided within thepackage 270 for absorbing moistures and impurity particles (e.g. organic particles) either sealed within the cavity or emitted from the components ofpackage 270 during the packaging process, especially during the heating process. - Though
cover substrate 235 is preferably visible light transparent glass, it may also consist of other materials, such as metals or materials that are not transparent to visible light. In these cases,cover substrate 235 preferably comprises an inlay light transparent glass for allowing light to travel through and shine onmicromirror array device 105. Alternatively,cover substrate 235 may have an opening forming window with a light transparent glass mounted on the window for allowing transmission of incident light. Moreover, a light blocking mask with light blocking strips formed around the circumference of the mask may be applied alongcover substrate 235 for blocking incident light not shining on the surface of the micromirror array device. By this, optical performance, such as contrast ratio, of the micromirror array device can be improved. - Other than using glass frit as sealing medium, other suitable materials, such as solderable metallic materials, such as Au, BiSnx, AuSnx, InAgx, PbSnx, and copper, may also be used. However, most solderable metallic materials have poor adhesion to oxide materials or layers that often form on surfaces of the substrates. To solve this problem, a metallization film is preferably employed to metalizing the surface of the substrate before using solderable metallic sealing mediums, which will be discussed in further detail in the following.
- Referring to
FIG. 4 a, sealingmedium layer 245 comprises a solderable metallic material that is preferably stable, reliable, cost-effective and has thermal-properties (e.g. co-efficient of thermal expansion (CTE), thermal-conductivity etc.) compatible with the other components, such aspackage substrate 200 andcover substrate 235, of the micromirror array device package, and more preferably has a low soldering temperature. In order to enhancing adhesion of sealingmedium layer 245 to the surfaces ofsubstrates cover substrate 235 and top surface ofpackage substrate 200, respectively. Metallization mediums can be any suitable materials, such as aluminum, gold, nickel or composition of two or more of suitable metallic elements, such as gold/nickel, preferably a material with low soldering temperature. These materials can be deposited on the surfaces as thick or thin films using suitable deposition methods, such as those standard methods (e.g. sputtering) for depositing thin film and those standard methods (e.g. print and paste) for depositing thick films. In an embodiment of the invention,metallization medium layer 250 is a thin layer of noble metallic material, such as gold. This metallization medium layer is preferably deposited, such as sputtered as a film on the lower surface ofcover substrate 235. Similarly, anothermetallization layer 240 is provided between sealingmedium layer 245 andpackage substrate 200 for metalizing the top surface of the package substrate.Metallization layer 240 is also preferably deposited, such as sputtered as a film on the upper surface ofpackage substrate 200. When metallization layers 250 and 240 are respectively deposited on the lower surface ofcover substrate 235 and the upper surface ofsubstrate 200, these metallization layers may have high soldering temperatures. In this situation, theses metallization layers are integral withcover substrate 235 andsubstrate 200, respectively. Alternatively, metallization layers 250 and 240, each could be a multilayered structure. As an example, the multilayered structure comprises a metal-oxide layer (e.g. CrO2 and TiO2), a metallic layer (e.g. Cr and Ti), a second metallic layer (e.g. Ni) and a third metallic layer (e.g. Au) on top. The metal-oxide layer is first deposited on the surface of the non-metallic substrate, such as ceramic and glass, because it presents strong adhesion to the non-metallic substrate's surface, which is generally oxidized. The metallic layer generally comprises a metallic material that has strong adhesion to the metallic-oxidation layer. The second metallic layer is deposited between the third metallic layer and the first metallic layer to prevent diffusion of the first metallic material into the third metallic layer on top. As another example,metallization layer 240 further comprises a tungsten layer, a nickel layer and a gold layer. Of course,metallization medium layer 250 may also be a multilayered structure that further comprises a plurality of metallization layers as desired. The third metallic layer on top, preferably comprises a metallic material having low oxidation. Exemplary metallic materials for the third metallic layer are, Au, Cr and other noble metals. - During the packaging process, the integral heater embedded underneath the surface of
package substrate 200 is electrically powered for generating heat so as to solder sealingmedium layer 245 betweenmetallization layers bonding package substrate 200 andcover substrate 235, as shown inFIG. 4 b. - In another embodiment of the invention,
cover substrate 235 may also have a heater. As the heater (e.g. heater 220) inpackage substrate 200 as described with reference ofFIG. 1 a, the heater incover substrate 235 can be formed along the periphery of the surface of the cover substrate and embedded underneath said surface of the cover substrate. This heater in the cover substrate can be used in bonding the cover substrate and the package substrate. And it is especially useful in solderingmetallization medium layer 250 and sealingmedium layer 245. - A cross-sectional view of
package 275 inFIG. 4 a is illustrated inFIG. 4 b. As seen, other features, such asgetters 325 can be provided for absorbing moisture. - Referring to
FIG. 5 a, a micromirror array device package using the package substrate as shown inFIG. 2 according to further embodiment of the invention is illustrated therein. As seen,package substrate 300 is a flat plate withintegral heater 220 embedded underneath the surface of the package substrate.Micromirror array device 105 is bonded tosubstrate layer 106 and supported thereby by package substrate.Spacer 310 is placed on the package substrate and forms a space along withpackage substrate 300 andlayer 106 for accommodating the micromirror array device. Cover substrate 320 is placed above the spacer and the package substrate. In order to bonding the package substrate, the spacer and the cover substrate into a micromirror array device package, sealingmedium layers package substrate 300 andspacer 310 are ceramic. Alternatively,spacer 310 can be, Kovar, Invar, and NiFex. And cover substrate 320 is light transparent glass. Sealingmedium layers heater 220 is electrically powered for generating heat so as to melt sealingmedium layers - As discussed above, cover substrate 320 is glass for allowing incident light traveling through to shine on the micromirror array device. Alternatively, the cover substrate can be a ceramic or metallic material or any other desired materials that are not transparent to visible light. In this case, the cover substrate comprises a window with inlay glass for allowing incident light passing through. Alternatively, a glass plate may be mounted on the window of the substrate that is not incident light transparent. As a further alternative feature of the embodiment, a light blocking mask (e.g. a rectangular frame) that blocks incident light around the periphery of the micromirror array device is attached to the surface of the cover substrate, or directly painted or otherwise deposited around the circumference of the cover substrate. This is particularly useful when the cover substrate is glass.
- Other than the flat shape, the cover substrate can be a concave cover cap (not shown) with the lower surface of the cover substrate extended towards the opposite surface (e.g. the top surface) of the cover substrate. In this case, the cover cap and
package substrate 300 can form a space for housing the micromirror array device withoutspacer 310. Accordingly, the number of metallization medium layers and the number of sealing medium layers can be reduced, and bonding process can be simplified. For example, when cover substrate 320 that is a cover cap andpackage substrate 300 is provided for housingmicromirror array device 105, packaging processes described with reference toFIGS. 3 a and 4 a can be directly applied herein. - Referring to
FIG. 5 b, a cross-sectional view of the micromirror array package inFIG. 5 a is illustrated therein. In addition to the packaging substrate, the intermediate layer attached to it, the cover substrate, the sealing medium layer and the metallization medium layers, getters may also be formed within the package. The cover light transmissive substrate need not be parallel to the lower substrate, and the micromirror array device, such as set forth in U.S. patent application Ser. No. 10/343,307, filed on Jan. 29, 2003 to Huibers, the subject matter of which being incorporated herein by reference. - Referring to
FIG. 6 a, a cross-sectional view of a micromirror array device package using the packaging substrate with an integral heater ofFIG. 1 is illustrated therein. Specifically, a double substratetype micromirror device 105 is shown with two separate adhesive layers bonding said substrates. An even adhesive layer further bonds said device withsubstrate layer 106 and the same method is employed inbonding layer 106 withpackage substrate 210. The addition ofsubstrate layer 106 to the bonding process of the micromirror device to the packaging substrate allows for a wide range of adhesives and packaging materials to be adapted into the assembly process, since most of the stress induced during assembly and packaging is now supported byinsert 106 instead ofmicromirror device 105. However,substrate layer 106 can suffer from flexure and/or creep, which can be transferred tomicromirror device 105, due to this induced stress and the CTE mismatch of the materials. In order to prevent this,FIG. 6 b shows a different pattern in adhesive dispensing for bonding the doublesubstrate micromirror device 105 to layer 106 according to another embodiment of the invention. -
Substrate layer 106 is in this case attached tomicromirror device 105 using small quantities of adhesive substance, which successfully minimizes flexure problems but may create instead a heat transfer problem between the two substrates due to the reduction of contact surface. As a further alternative,FIG. 6 c illustrates another dispensing pattern for the adhesive layer that bondssubstrate layer 106 to the doublesubstrate micromirror device 105. - Another alternative to this problem is shown in
FIG. 6 d, which illustrates a cross-sectional view of a micromirror array device package using the packaging substrate with an integral heater ofFIG. 1 according to yet another embodiment of the invention. In this embodiment the two substrates ofmicromirror device 105 are bonded together using a doped adhesive substance, whilesubstrate insert 106 is now a discontinuous layer bonded with adhesive substance to bothmicromirror device 105 andpackage substrate 210. Alternatively, multiple discontinuous substrate inserts can exist between the assembly and the package, which greatly reduces flexure resulted from the CTE mismatch and/or deformation of the bonding materials or the insert itself. - It will be appreciated by those skilled in the art that a new and useful micromirror array package and methods of applying the same for packaging micromirror array devices have been described herein. In view of the many possible embodiments to which the principles of this invention may be applied, however, it should be recognized that the embodiments described herein with respect to the drawing figures are meant to be illustrative only and should not be taken as limiting the scope of invention. For example, those of skill in the art will recognize that the illustrated embodiments can be modified in arrangement and detail without departing from the spirit of the invention. In particular, other protective materials, such as inert gas, may be filled in the space formed by the package substrate and the cover substrate. For another example, the package substrate, as well as the cover substrate and the spacer, can be other suitable materials, such as silicon dioxide, silicon carbide, silicon nitride, and glass ceramic. For yet another example, other suitable auxiliary methods and components, such as applications of Infrared Radiation during bonding for soldering the sealing medium layers, and pillars or other structures for aliening the substrates are also applicable. Moreover, other desired materials, such as anti-stiction material, preferably in vapor phase for reducing stiction of the micromirrors of the micromirror array device, may also be deposited inside the package. The anti-stiction material can be deposited before bonding the cover substrate and lower substrate. When the cover substrate (
e.g. cover substrate 235 inFIGS. 3 a and 3 b) is glass that is visible light transmissive, it can be placed parallel to the micromirror array device (e.g. device 105 inFIGS. 3 a and 3 b) and the package substrate. Alternatively, the cover substrate may be placed at an angle with the micromirror array device or the package substrate. Therefore, the invention as described herein contemplates all such embodiments as may come within the scope of the following claims and equivalents thereof.
Claims (55)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/698,656 US20050093134A1 (en) | 2003-10-30 | 2003-10-30 | Device packages with low stress assembly process |
US11/238,885 US7164199B2 (en) | 2003-10-30 | 2005-09-28 | Device packages with low stress assembly process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/698,656 US20050093134A1 (en) | 2003-10-30 | 2003-10-30 | Device packages with low stress assembly process |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/238,885 Division US7164199B2 (en) | 2003-10-30 | 2005-09-28 | Device packages with low stress assembly process |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050093134A1 true US20050093134A1 (en) | 2005-05-05 |
Family
ID=34550713
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/698,656 Abandoned US20050093134A1 (en) | 2003-10-30 | 2003-10-30 | Device packages with low stress assembly process |
US11/238,885 Expired - Lifetime US7164199B2 (en) | 2003-10-30 | 2005-09-28 | Device packages with low stress assembly process |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/238,885 Expired - Lifetime US7164199B2 (en) | 2003-10-30 | 2005-09-28 | Device packages with low stress assembly process |
Country Status (1)
Country | Link |
---|---|
US (2) | US20050093134A1 (en) |
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050146003A1 (en) * | 2003-12-31 | 2005-07-07 | O'connor Michael | Microdisplay packaging system |
US20050253282A1 (en) * | 2004-04-27 | 2005-11-17 | Daoqiang Lu | Temperature resistant hermetic sealing formed at low temperatures for MEMS packages |
US20050275075A1 (en) * | 2004-06-11 | 2005-12-15 | Suk-Kee Hong | Micro-electro-mechanical system (MEMS) package with spacer for sealing and method of manufacturing the same |
US20060077146A1 (en) * | 2004-09-27 | 2006-04-13 | Lauren Palmateer | System and method for display device with integrated desiccant |
US20070048898A1 (en) * | 2005-08-26 | 2007-03-01 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature |
WO2007024730A2 (en) * | 2005-08-26 | 2007-03-01 | Inovative Micro Technology | Wafer level hermetic bond using metal alloy |
US20070139655A1 (en) * | 2005-12-20 | 2007-06-21 | Qi Luo | Method and apparatus for reducing back-glass deflection in an interferometric modulator display device |
US20070170568A1 (en) * | 2004-05-12 | 2007-07-26 | Lauren Palmateer | Packaging for an interferometric modulator |
US20070228499A1 (en) * | 2006-03-31 | 2007-10-04 | S3C, Inc. | MEMS device package with thermally compliant insert |
WO2007120885A2 (en) * | 2006-04-13 | 2007-10-25 | Qualcomm Mems Technologies, Inc. | Mems devices and processes for packaging such devices |
US20070297037A1 (en) * | 2006-06-21 | 2007-12-27 | Qualcomm Incorporated | Mems device having a recessed cavity and methods therefor |
US20080050861A1 (en) * | 2006-08-25 | 2008-02-28 | Cyril Vancura | Microelectromechanical Systems Encapsulation Process with Anti-Stiction Coating |
US20080130082A1 (en) * | 2006-12-01 | 2008-06-05 | Qualcomm Mems Technologies, Inc. | Mems processing |
US20080277747A1 (en) * | 2007-05-08 | 2008-11-13 | Nazir Ahmad | MEMS device support structure for sensor packaging |
US20090219605A1 (en) * | 2003-08-18 | 2009-09-03 | Qualcomm Mems Technologies, Inc | Optical interference display panel and manufacturing method thereof |
US20090257109A1 (en) * | 2004-09-27 | 2009-10-15 | Idc, Llc | Method and system for packaging a mems device |
US20090323170A1 (en) * | 2008-06-30 | 2009-12-31 | Qualcomm Mems Technologies, Inc. | Groove on cover plate or substrate |
US20100003772A1 (en) * | 2005-08-26 | 2010-01-07 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature |
US20100020382A1 (en) * | 2008-07-22 | 2010-01-28 | Qualcomm Mems Technologies, Inc. | Spacer for mems device |
US7668415B2 (en) | 2004-09-27 | 2010-02-23 | Qualcomm Mems Technologies, Inc. | Method and device for providing electronic circuitry on a backplate |
US20100044809A1 (en) * | 2008-08-21 | 2010-02-25 | S3C, Inc. | Sensor Device Packaging And Method |
US20100053922A1 (en) * | 2007-01-25 | 2010-03-04 | Silex Microsystems Ab | Micropackaging method and devices |
US20100072595A1 (en) * | 2004-09-27 | 2010-03-25 | Qualcomm Mems Technologies, Inc. | Method and system for sealing a substrate |
US7701631B2 (en) | 2004-09-27 | 2010-04-20 | Qualcomm Mems Technologies, Inc. | Device having patterned spacers for backplates and method of making the same |
US7710629B2 (en) | 2004-09-27 | 2010-05-04 | Qualcomm Mems Technologies, Inc. | System and method for display device with reinforcing substance |
US20100206629A1 (en) * | 2009-02-13 | 2010-08-19 | Qualcomm Mems Technologies, Inc. | Display device with desiccant |
US20100304518A1 (en) * | 2009-03-03 | 2010-12-02 | S3C, Inc. | Media-Compatible Electrically Isolated Pressure Sensor For High Temperature Applications |
US20110012219A1 (en) * | 2007-09-28 | 2011-01-20 | Qualcomm Mems Technologies, Inc. | Optimization of desiccant usage in a mems package |
US20110024923A1 (en) * | 2005-08-26 | 2011-02-03 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with keeper layer |
US8040587B2 (en) | 2006-05-17 | 2011-10-18 | Qualcomm Mems Technologies, Inc. | Desiccant in a MEMS device |
US8045835B2 (en) | 2004-09-27 | 2011-10-25 | Qualcomm Mems Technologies, Inc. | Method and device for packaging a substrate |
US8124434B2 (en) | 2004-09-27 | 2012-02-28 | Qualcomm Mems Technologies, Inc. | Method and system for packaging a display |
US20120319303A1 (en) * | 2005-08-26 | 2012-12-20 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with keeper layer |
US8379392B2 (en) | 2009-10-23 | 2013-02-19 | Qualcomm Mems Technologies, Inc. | Light-based sealing and device packaging |
US8735225B2 (en) | 2004-09-27 | 2014-05-27 | Qualcomm Mems Technologies, Inc. | Method and system for packaging MEMS devices with glass seal |
US9162878B2 (en) | 2012-08-30 | 2015-10-20 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature and wetting layer |
WO2017142222A1 (en) * | 2016-02-18 | 2017-08-24 | (주)스탠딩에그 | Mems device, mems package, and mems device manufacturing method |
EP3730454A1 (en) * | 2019-04-22 | 2020-10-28 | Wuhan Yanxi Micro Components Co., Ltd. | Mems device and fabrication method thereof |
US10859593B2 (en) * | 2018-08-31 | 2020-12-08 | Honeywell International Inc. | Reducing thermal expansion induced errors in a magnetic circuit assembly |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6969635B2 (en) * | 2000-12-07 | 2005-11-29 | Reflectivity, Inc. | Methods for depositing, releasing and packaging micro-electromechanical devices on wafer substrates |
US8619352B2 (en) * | 2003-07-29 | 2013-12-31 | Silicon Quest Kabushiki-Kaisha | Projection display system using laser light source |
US8194305B2 (en) * | 2003-11-01 | 2012-06-05 | Silicon Quest Kabushiki-Kaisha | Package for micromirror device |
WO2005078458A1 (en) * | 2004-02-05 | 2005-08-25 | Analog Devices, Inc. | Capped sensor |
US20060278965A1 (en) * | 2005-06-10 | 2006-12-14 | Foust Donald F | Hermetically sealed package and methods of making the same |
US7936062B2 (en) | 2006-01-23 | 2011-05-03 | Tessera Technologies Ireland Limited | Wafer level chip packaging |
US7449765B2 (en) * | 2006-02-27 | 2008-11-11 | Texas Instruments Incorporated | Semiconductor device and method of fabrication |
US20080057619A1 (en) * | 2006-08-30 | 2008-03-06 | Honeywell International Inc. | Microcontainer for Hermetically Encapsulating Reactive Materials |
US8138588B2 (en) * | 2006-12-21 | 2012-03-20 | Texas Instruments Incorporated | Package stiffener and a packaged device using the same |
US8604605B2 (en) * | 2007-01-05 | 2013-12-10 | Invensas Corp. | Microelectronic assembly with multi-layer support structure |
US8363379B2 (en) | 2010-08-18 | 2013-01-29 | International Business Machines Corporation | Altering capacitance of MIM capacitor having reactive layer therein |
KR101696644B1 (en) * | 2010-09-15 | 2017-01-16 | 삼성전자주식회사 | Rf stacked module using three dimension vertical interconnection and arrangement method thereof |
JP2019039885A (en) | 2017-08-29 | 2019-03-14 | セイコーエプソン株式会社 | Physical quantity sensor, composite sensor, inertia measurement unit, portable electronic apparatus, electronic apparatus, and movable body |
Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4178077A (en) * | 1975-08-27 | 1979-12-11 | U.S. Philips Corporation | Electrostatically controlled picture display device |
US5175409A (en) * | 1985-06-20 | 1992-12-29 | Metcal, Inc. | Self-soldering flexible circuit connector |
US5293511A (en) * | 1993-03-16 | 1994-03-08 | Texas Instruments Incorporated | Package for a semiconductor device |
US5527744A (en) * | 1993-01-07 | 1996-06-18 | Texas Instruments Incorporated | Wafer method for breaking a semiconductor |
US5702764A (en) * | 1993-12-22 | 1997-12-30 | Shin-Etsu Chemical Co., Ltd. | Method for the preparation of pyrolytic boron nitride-clad double-coated article |
US5835256A (en) * | 1995-06-19 | 1998-11-10 | Reflectivity, Inc. | Reflective spatial light modulator with encapsulated micro-mechanical elements |
US5872046A (en) * | 1996-04-10 | 1999-02-16 | Texas Instruments Incorporated | Method of cleaning wafer after partial saw |
US5915168A (en) * | 1996-08-29 | 1999-06-22 | Harris Corporation | Lid wafer bond packaging and micromachining |
US5963289A (en) * | 1997-10-27 | 1999-10-05 | S Vision | Asymmetrical scribe and separation method of manufacturing liquid crystal devices on silicon wafers |
US5998242A (en) * | 1997-10-27 | 1999-12-07 | Lsi Logic Corporation | Vacuum assisted underfill process and apparatus for semiconductor package fabrication |
US6046840A (en) * | 1995-06-19 | 2000-04-04 | Reflectivity, Inc. | Double substrate reflective spatial light modulator with self-limiting micro-mechanical elements |
US6072236A (en) * | 1996-03-07 | 2000-06-06 | Micron Technology, Inc. | Micromachined chip scale package |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US6164837A (en) * | 1998-12-30 | 2000-12-26 | Mcdonnell Douglas Corporation | Integrated microelectromechanical alignment and locking apparatus and method for fiber optic module manufacturing |
US6232150B1 (en) * | 1998-12-03 | 2001-05-15 | The Regents Of The University Of Michigan | Process for making microstructures and microstructures made thereby |
US6252229B1 (en) * | 1998-07-10 | 2001-06-26 | Boeing North American, Inc. | Sealed-cavity microstructure and microbolometer and associated fabrication methods |
US6287940B1 (en) * | 1999-08-02 | 2001-09-11 | Honeywell International Inc. | Dual wafer attachment process |
US6303986B1 (en) * | 1998-07-29 | 2001-10-16 | Silicon Light Machines | Method of and apparatus for sealing an hermetic lid to a semiconductor die |
US20010034076A1 (en) * | 2000-02-01 | 2001-10-25 | Analog Devices, Inc. | Process for wafer level treatment to reduce stiction and passivate micromachined surfaces and compounds used therefor |
US20010040675A1 (en) * | 2000-01-28 | 2001-11-15 | True Randall J. | Method for forming a micromechanical device |
US20010048064A1 (en) * | 2000-03-28 | 2001-12-06 | Masashi Kitani | Electronic device and production process of same |
US6353492B2 (en) * | 1997-08-27 | 2002-03-05 | The Microoptical Corporation | Method of fabrication of a torsional micro-mechanical mirror system |
US20020063322A1 (en) * | 2000-11-30 | 2002-05-30 | Robbins Roger A. | Micromechanical getter anchor |
US20020117728A1 (en) * | 2000-08-03 | 2002-08-29 | Brosnihhan Timothy J. | Bonded wafer optical MEMS process |
US6459523B2 (en) * | 2000-03-03 | 2002-10-01 | Fujitsu Limited | Galvano-micromirror and its manufacture process |
US6458627B1 (en) * | 1999-05-20 | 2002-10-01 | Hyundai Micro Electronics Co., Ltd. | Semiconductor chip package and method of fabricating same |
US20020146200A1 (en) * | 2001-03-16 | 2002-10-10 | Kudrle Thomas David | Electrostatically actuated micro-electro-mechanical devices and method of manufacture |
US20020180016A1 (en) * | 2001-04-09 | 2002-12-05 | Vernon Shrauger | Critically aligned optical MEMS dies for large packaged substrate arrays and method of manufacture |
US20030000737A1 (en) * | 2001-06-30 | 2003-01-02 | Liu Jwei Wien | Masking layer in substrate cavity |
US20030008477A1 (en) * | 1999-04-21 | 2003-01-09 | Silicon Genesis Corporation | Smoothing method for cleaved films made using a release layer |
US20030047533A1 (en) * | 2001-06-15 | 2003-03-13 | Reflectivity, Inc., A California Corporation | Method for removing a sacrificial material with a compressed fluid |
US6541832B2 (en) * | 2000-01-31 | 2003-04-01 | Texas Instruments Incorporated | Plastic package for micromechanical devices |
US20030161027A1 (en) * | 2001-06-26 | 2003-08-28 | Seiko Epson Corporation | Light modulator and method of manufacturing the same |
US20030211654A1 (en) * | 2002-04-29 | 2003-11-13 | Texas Instruments Inc. | MEMS device wafer-level package |
US6649446B1 (en) * | 2001-11-29 | 2003-11-18 | Clarisay, Inc. | Hermetic package for multiple contact-sensitive electronic devices and methods of manufacturing thereof |
US6661084B1 (en) * | 2000-05-16 | 2003-12-09 | Sandia Corporation | Single level microelectronic device package with an integral window |
US6704131B2 (en) * | 2000-11-16 | 2004-03-09 | Texas Instruments Incorporated | MEMS enclosure |
US20040119143A1 (en) * | 2002-12-19 | 2004-06-24 | Karpman Maurice S. | Packaged microchip with isolator having selected modulus of elasticity |
US20040190112A1 (en) * | 2003-03-31 | 2004-09-30 | Huibers Andrew G. | Optical materials in packaging micromirror devices |
US6810899B2 (en) * | 1998-12-02 | 2004-11-02 | Massachusetts Institute Of Technology | Integrated palladium-based micromembranes for hydrogen separation and hydrogenation/dehydrogenation reactions |
US20040232535A1 (en) * | 2003-05-22 | 2004-11-25 | Terry Tarn | Microelectromechanical device packages with integral heaters |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5010233A (en) | 1988-11-29 | 1991-04-23 | Amp Incorporated | Self regulating temperature heater as an integral part of a printed circuit board |
KR960029785A (en) | 1995-01-24 | 1996-08-17 | 구자홍 | Gas sensor |
US6323550B1 (en) | 1995-06-06 | 2001-11-27 | Analog Devices, Inc. | Package for sealing an integrated circuit die |
JPH09196682A (en) | 1996-01-19 | 1997-07-31 | Matsushita Electric Ind Co Ltd | Angular velocity sensor and acceleration sensor |
EP0951068A1 (en) | 1998-04-17 | 1999-10-20 | Interuniversitair Micro-Elektronica Centrum Vzw | Method of fabrication of a microstructure having an inside cavity |
US6121576A (en) | 1998-09-02 | 2000-09-19 | Micron Technology, Inc. | Method and process of contact to a heat softened solder ball array |
US6265246B1 (en) | 1999-07-23 | 2001-07-24 | Agilent Technologies, Inc. | Microcap wafer-level package |
AU6624200A (en) | 1999-08-05 | 2001-03-05 | Mark Bachman | A wafer-level micro-cap package and method of manufacturing the same |
WO2001020671A1 (en) | 1999-09-17 | 2001-03-22 | Motorola, Inc. | Semiconductor wafer level package |
US6452238B1 (en) | 1999-10-04 | 2002-09-17 | Texas Instruments Incorporated | MEMS wafer level package |
JP2001129800A (en) | 1999-11-04 | 2001-05-15 | Japan Science & Technology Corp | Substrate with field-through and manufacturing method therefor |
KR100343211B1 (en) | 1999-11-04 | 2002-07-10 | 윤종용 | Fablication method of Micro Electromechanical System structure which can be packaged in the state of wafer level |
US6472739B1 (en) | 1999-11-15 | 2002-10-29 | Jds Uniphase Corporation | Encapsulated microelectromechanical (MEMS) devices |
KR100370398B1 (en) | 2000-06-22 | 2003-01-30 | 삼성전자 주식회사 | Method for surface mountable chip scale packaging of electronic and MEMS devices |
US7004015B2 (en) | 2001-10-25 | 2006-02-28 | The Regents Of The University Of Michigan | Method and system for locally sealing a vacuum microcavity, methods and systems for monitoring and controlling pressure and method and system for trimming resonant frequency of a microstructure therein |
US6791735B2 (en) | 2002-01-09 | 2004-09-14 | The Regents Of The University Of California | Differentially-driven MEMS spatial light modulator |
US6624003B1 (en) | 2002-02-06 | 2003-09-23 | Teravicta Technologies, Inc. | Integrated MEMS device and package |
US6825744B2 (en) * | 2002-04-29 | 2004-11-30 | Analog Devices, Inc. | Active alignment as an integral part of optical package design |
US6911624B2 (en) | 2002-08-23 | 2005-06-28 | Micron Technology, Inc. | Component installation, removal, and replacement apparatus and method |
US7138293B2 (en) | 2002-10-04 | 2006-11-21 | Dalsa Semiconductor Inc. | Wafer level packaging technique for microdevices |
-
2003
- 2003-10-30 US US10/698,656 patent/US20050093134A1/en not_active Abandoned
-
2005
- 2005-09-28 US US11/238,885 patent/US7164199B2/en not_active Expired - Lifetime
Patent Citations (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4309242A (en) * | 1975-08-27 | 1982-01-05 | U.S. Philips Corporation | Method of manufacturing an electrostatically controlled picture display device |
US4178077A (en) * | 1975-08-27 | 1979-12-11 | U.S. Philips Corporation | Electrostatically controlled picture display device |
US5175409A (en) * | 1985-06-20 | 1992-12-29 | Metcal, Inc. | Self-soldering flexible circuit connector |
US5527744A (en) * | 1993-01-07 | 1996-06-18 | Texas Instruments Incorporated | Wafer method for breaking a semiconductor |
US5293511A (en) * | 1993-03-16 | 1994-03-08 | Texas Instruments Incorporated | Package for a semiconductor device |
US5702764A (en) * | 1993-12-22 | 1997-12-30 | Shin-Etsu Chemical Co., Ltd. | Method for the preparation of pyrolytic boron nitride-clad double-coated article |
US6046840A (en) * | 1995-06-19 | 2000-04-04 | Reflectivity, Inc. | Double substrate reflective spatial light modulator with self-limiting micro-mechanical elements |
US5835256A (en) * | 1995-06-19 | 1998-11-10 | Reflectivity, Inc. | Reflective spatial light modulator with encapsulated micro-mechanical elements |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US6207548B1 (en) * | 1996-03-07 | 2001-03-27 | Micron Technology, Inc. | Method for fabricating a micromachined chip scale package |
US6072236A (en) * | 1996-03-07 | 2000-06-06 | Micron Technology, Inc. | Micromachined chip scale package |
US20010007372A1 (en) * | 1996-03-07 | 2001-07-12 | Salman Akram | Micromachined chip scale package |
US5872046A (en) * | 1996-04-10 | 1999-02-16 | Texas Instruments Incorporated | Method of cleaning wafer after partial saw |
US5915168A (en) * | 1996-08-29 | 1999-06-22 | Harris Corporation | Lid wafer bond packaging and micromachining |
US6353492B2 (en) * | 1997-08-27 | 2002-03-05 | The Microoptical Corporation | Method of fabrication of a torsional micro-mechanical mirror system |
US5963289A (en) * | 1997-10-27 | 1999-10-05 | S Vision | Asymmetrical scribe and separation method of manufacturing liquid crystal devices on silicon wafers |
US5998242A (en) * | 1997-10-27 | 1999-12-07 | Lsi Logic Corporation | Vacuum assisted underfill process and apparatus for semiconductor package fabrication |
US20010022207A1 (en) * | 1998-07-10 | 2001-09-20 | Hays Kenneth Maxwell | Method for fabricating a sealed-cavity microstructure |
US6252229B1 (en) * | 1998-07-10 | 2001-06-26 | Boeing North American, Inc. | Sealed-cavity microstructure and microbolometer and associated fabrication methods |
US6303986B1 (en) * | 1998-07-29 | 2001-10-16 | Silicon Light Machines | Method of and apparatus for sealing an hermetic lid to a semiconductor die |
US6810899B2 (en) * | 1998-12-02 | 2004-11-02 | Massachusetts Institute Of Technology | Integrated palladium-based micromembranes for hydrogen separation and hydrogenation/dehydrogenation reactions |
US6232150B1 (en) * | 1998-12-03 | 2001-05-15 | The Regents Of The University Of Michigan | Process for making microstructures and microstructures made thereby |
US6164837A (en) * | 1998-12-30 | 2000-12-26 | Mcdonnell Douglas Corporation | Integrated microelectromechanical alignment and locking apparatus and method for fiber optic module manufacturing |
US20030008477A1 (en) * | 1999-04-21 | 2003-01-09 | Silicon Genesis Corporation | Smoothing method for cleaved films made using a release layer |
US6458627B1 (en) * | 1999-05-20 | 2002-10-01 | Hyundai Micro Electronics Co., Ltd. | Semiconductor chip package and method of fabricating same |
US6287940B1 (en) * | 1999-08-02 | 2001-09-11 | Honeywell International Inc. | Dual wafer attachment process |
US20010040675A1 (en) * | 2000-01-28 | 2001-11-15 | True Randall J. | Method for forming a micromechanical device |
US6541832B2 (en) * | 2000-01-31 | 2003-04-01 | Texas Instruments Incorporated | Plastic package for micromechanical devices |
US20010034076A1 (en) * | 2000-02-01 | 2001-10-25 | Analog Devices, Inc. | Process for wafer level treatment to reduce stiction and passivate micromachined surfaces and compounds used therefor |
US6459523B2 (en) * | 2000-03-03 | 2002-10-01 | Fujitsu Limited | Galvano-micromirror and its manufacture process |
US20010048064A1 (en) * | 2000-03-28 | 2001-12-06 | Masashi Kitani | Electronic device and production process of same |
US6661084B1 (en) * | 2000-05-16 | 2003-12-09 | Sandia Corporation | Single level microelectronic device package with an integral window |
US20020117728A1 (en) * | 2000-08-03 | 2002-08-29 | Brosnihhan Timothy J. | Bonded wafer optical MEMS process |
US6704131B2 (en) * | 2000-11-16 | 2004-03-09 | Texas Instruments Incorporated | MEMS enclosure |
US20020063322A1 (en) * | 2000-11-30 | 2002-05-30 | Robbins Roger A. | Micromechanical getter anchor |
US20020146200A1 (en) * | 2001-03-16 | 2002-10-10 | Kudrle Thomas David | Electrostatically actuated micro-electro-mechanical devices and method of manufacture |
US20020180016A1 (en) * | 2001-04-09 | 2002-12-05 | Vernon Shrauger | Critically aligned optical MEMS dies for large packaged substrate arrays and method of manufacture |
US20030047533A1 (en) * | 2001-06-15 | 2003-03-13 | Reflectivity, Inc., A California Corporation | Method for removing a sacrificial material with a compressed fluid |
US20030161027A1 (en) * | 2001-06-26 | 2003-08-28 | Seiko Epson Corporation | Light modulator and method of manufacturing the same |
US20030000737A1 (en) * | 2001-06-30 | 2003-01-02 | Liu Jwei Wien | Masking layer in substrate cavity |
US6649446B1 (en) * | 2001-11-29 | 2003-11-18 | Clarisay, Inc. | Hermetic package for multiple contact-sensitive electronic devices and methods of manufacturing thereof |
US20030211654A1 (en) * | 2002-04-29 | 2003-11-13 | Texas Instruments Inc. | MEMS device wafer-level package |
US20040119143A1 (en) * | 2002-12-19 | 2004-06-24 | Karpman Maurice S. | Packaged microchip with isolator having selected modulus of elasticity |
US20040190112A1 (en) * | 2003-03-31 | 2004-09-30 | Huibers Andrew G. | Optical materials in packaging micromirror devices |
US20040232535A1 (en) * | 2003-05-22 | 2004-11-25 | Terry Tarn | Microelectromechanical device packages with integral heaters |
Cited By (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090219605A1 (en) * | 2003-08-18 | 2009-09-03 | Qualcomm Mems Technologies, Inc | Optical interference display panel and manufacturing method thereof |
US8004736B2 (en) * | 2003-08-18 | 2011-08-23 | Qualcomm Mems Technologies, Inc. | Optical interference display panel and manufacturing method thereof |
US20080233667A1 (en) * | 2003-12-31 | 2008-09-25 | Intel Corporation | Microdisplay packaging system |
US7397067B2 (en) * | 2003-12-31 | 2008-07-08 | Intel Corporation | Microdisplay packaging system |
US8680572B2 (en) | 2003-12-31 | 2014-03-25 | Intel Corporation | Microdisplay packaging system |
US20050146003A1 (en) * | 2003-12-31 | 2005-07-07 | O'connor Michael | Microdisplay packaging system |
US8044431B2 (en) | 2003-12-31 | 2011-10-25 | Intel Corporation | Microdisplay packaging system |
US20050253282A1 (en) * | 2004-04-27 | 2005-11-17 | Daoqiang Lu | Temperature resistant hermetic sealing formed at low temperatures for MEMS packages |
US8853747B2 (en) | 2004-05-12 | 2014-10-07 | Qualcomm Mems Technologies, Inc. | Method of making an electronic device with a curved backplate |
US7816710B2 (en) | 2004-05-12 | 2010-10-19 | Qualcomm Mems Technologies, Inc. | Packaging for an interferometric modulator with a curved back plate |
US20070170568A1 (en) * | 2004-05-12 | 2007-07-26 | Lauren Palmateer | Packaging for an interferometric modulator |
US7443563B2 (en) | 2004-05-12 | 2008-10-28 | Idc, Llc | Packaging for an interferometric modulator |
US20050275075A1 (en) * | 2004-06-11 | 2005-12-15 | Suk-Kee Hong | Micro-electro-mechanical system (MEMS) package with spacer for sealing and method of manufacturing the same |
US8115983B2 (en) | 2004-09-27 | 2012-02-14 | Qualcomm Mems Technologies, Inc. | Method and system for packaging a MEMS device |
US7933476B2 (en) | 2004-09-27 | 2011-04-26 | Qualcomm Mems Technologies, Inc. | Method and device for providing electronic circuitry on a backplate |
US8124434B2 (en) | 2004-09-27 | 2012-02-28 | Qualcomm Mems Technologies, Inc. | Method and system for packaging a display |
US8090229B2 (en) | 2004-09-27 | 2012-01-03 | Qualcomm Mems Technologies, Inc. | Method and device for providing electronic circuitry on a backplate |
US8045835B2 (en) | 2004-09-27 | 2011-10-25 | Qualcomm Mems Technologies, Inc. | Method and device for packaging a substrate |
US20110199668A1 (en) * | 2004-09-27 | 2011-08-18 | Qualcomm Mems Technologies, Inc. | Method and device for providing electronic circuitry on a backplate |
US7990601B2 (en) | 2004-09-27 | 2011-08-02 | Qualcomm Mems Technologies, Inc. | System and method for display device with reinforcing substance |
US7935555B2 (en) | 2004-09-27 | 2011-05-03 | Qualcomm Mems Technologies, Inc. | Method and system for sealing a substrate |
US8682130B2 (en) | 2004-09-27 | 2014-03-25 | Qualcomm Mems Technologies, Inc. | Method and device for packaging a substrate |
US20100172013A1 (en) * | 2004-09-27 | 2010-07-08 | Qualcomm Mems Technologies, Inc. | System and method for display device with reinforcing substance |
US7551246B2 (en) | 2004-09-27 | 2009-06-23 | Idc, Llc. | System and method for display device with integrated desiccant |
US7710629B2 (en) | 2004-09-27 | 2010-05-04 | Qualcomm Mems Technologies, Inc. | System and method for display device with reinforcing substance |
US7701631B2 (en) | 2004-09-27 | 2010-04-20 | Qualcomm Mems Technologies, Inc. | Device having patterned spacers for backplates and method of making the same |
US20100072595A1 (en) * | 2004-09-27 | 2010-03-25 | Qualcomm Mems Technologies, Inc. | Method and system for sealing a substrate |
US20090257109A1 (en) * | 2004-09-27 | 2009-10-15 | Idc, Llc | Method and system for packaging a mems device |
US20060077146A1 (en) * | 2004-09-27 | 2006-04-13 | Lauren Palmateer | System and method for display device with integrated desiccant |
US7668415B2 (en) | 2004-09-27 | 2010-02-23 | Qualcomm Mems Technologies, Inc. | Method and device for providing electronic circuitry on a backplate |
US8735225B2 (en) | 2004-09-27 | 2014-05-27 | Qualcomm Mems Technologies, Inc. | Method and system for packaging MEMS devices with glass seal |
WO2007024730A3 (en) * | 2005-08-26 | 2009-04-16 | Inovative Micro Technology | Wafer level hermetic bond using metal alloy |
US20070048887A1 (en) * | 2005-08-26 | 2007-03-01 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy |
US8288211B2 (en) * | 2005-08-26 | 2012-10-16 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with keeper layer |
US20110024923A1 (en) * | 2005-08-26 | 2011-02-03 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with keeper layer |
US20120319303A1 (en) * | 2005-08-26 | 2012-12-20 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with keeper layer |
US7569926B2 (en) * | 2005-08-26 | 2009-08-04 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature |
US8736081B2 (en) * | 2005-08-26 | 2014-05-27 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with keeper layer |
US20100003772A1 (en) * | 2005-08-26 | 2010-01-07 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature |
WO2007024730A2 (en) * | 2005-08-26 | 2007-03-01 | Inovative Micro Technology | Wafer level hermetic bond using metal alloy |
US20070048898A1 (en) * | 2005-08-26 | 2007-03-01 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature |
US7960208B2 (en) * | 2005-08-26 | 2011-06-14 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature |
US20080318349A1 (en) * | 2005-08-26 | 2008-12-25 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy |
US20070139655A1 (en) * | 2005-12-20 | 2007-06-21 | Qi Luo | Method and apparatus for reducing back-glass deflection in an interferometric modulator display device |
WO2007117447A3 (en) * | 2006-03-31 | 2007-12-27 | S3C Inc | Mems device package with thermally compliant insert |
US20070228499A1 (en) * | 2006-03-31 | 2007-10-04 | S3C, Inc. | MEMS device package with thermally compliant insert |
WO2007117447A2 (en) | 2006-03-31 | 2007-10-18 | S3C, Incorporated | Mems device package with thermally compliant insert |
US7746537B2 (en) | 2006-04-13 | 2010-06-29 | Qualcomm Mems Technologies, Inc. | MEMS devices and processes for packaging such devices |
WO2007120885A2 (en) * | 2006-04-13 | 2007-10-25 | Qualcomm Mems Technologies, Inc. | Mems devices and processes for packaging such devices |
US7715080B2 (en) | 2006-04-13 | 2010-05-11 | Qualcomm Mems Technologies, Inc. | Packaging a MEMS device using a frame |
WO2007120885A3 (en) * | 2006-04-13 | 2008-03-20 | Qualcomm Mems Technologies Inc | Mems devices and processes for packaging such devices |
US8040587B2 (en) | 2006-05-17 | 2011-10-18 | Qualcomm Mems Technologies, Inc. | Desiccant in a MEMS device |
US7826127B2 (en) | 2006-06-21 | 2010-11-02 | Qualcomm Mems Technologies, Inc. | MEMS device having a recessed cavity and methods therefor |
US20070297037A1 (en) * | 2006-06-21 | 2007-12-27 | Qualcomm Incorporated | Mems device having a recessed cavity and methods therefor |
US20080050861A1 (en) * | 2006-08-25 | 2008-02-28 | Cyril Vancura | Microelectromechanical Systems Encapsulation Process with Anti-Stiction Coating |
US7582514B2 (en) * | 2006-08-25 | 2009-09-01 | Robert Bosch Gmbh | Microelectromechanical systems encapsulation process with anti-stiction coating |
US7816164B2 (en) | 2006-12-01 | 2010-10-19 | Qualcomm Mems Technologies, Inc. | MEMS processing |
US20080130082A1 (en) * | 2006-12-01 | 2008-06-05 | Qualcomm Mems Technologies, Inc. | Mems processing |
US20100053922A1 (en) * | 2007-01-25 | 2010-03-04 | Silex Microsystems Ab | Micropackaging method and devices |
US20080277747A1 (en) * | 2007-05-08 | 2008-11-13 | Nazir Ahmad | MEMS device support structure for sensor packaging |
US20110012219A1 (en) * | 2007-09-28 | 2011-01-20 | Qualcomm Mems Technologies, Inc. | Optimization of desiccant usage in a mems package |
US8435838B2 (en) | 2007-09-28 | 2013-05-07 | Qualcomm Mems Technologies, Inc. | Optimization of desiccant usage in a MEMS package |
US20090323170A1 (en) * | 2008-06-30 | 2009-12-31 | Qualcomm Mems Technologies, Inc. | Groove on cover plate or substrate |
US20100020382A1 (en) * | 2008-07-22 | 2010-01-28 | Qualcomm Mems Technologies, Inc. | Spacer for mems device |
US8643127B2 (en) | 2008-08-21 | 2014-02-04 | S3C, Inc. | Sensor device packaging |
US20100044809A1 (en) * | 2008-08-21 | 2010-02-25 | S3C, Inc. | Sensor Device Packaging And Method |
US20100206629A1 (en) * | 2009-02-13 | 2010-08-19 | Qualcomm Mems Technologies, Inc. | Display device with desiccant |
US8410690B2 (en) | 2009-02-13 | 2013-04-02 | Qualcomm Mems Technologies, Inc. | Display device with desiccant |
US8627559B2 (en) | 2009-03-03 | 2014-01-14 | S3C, Inc. | Media-compatible electrically isolated pressure sensor for high temperature applications |
US20100304518A1 (en) * | 2009-03-03 | 2010-12-02 | S3C, Inc. | Media-Compatible Electrically Isolated Pressure Sensor For High Temperature Applications |
US8316533B2 (en) | 2009-03-03 | 2012-11-27 | S3C, Inc. | Media-compatible electrically isolated pressure sensor for high temperature applications |
US8379392B2 (en) | 2009-10-23 | 2013-02-19 | Qualcomm Mems Technologies, Inc. | Light-based sealing and device packaging |
US9162878B2 (en) | 2012-08-30 | 2015-10-20 | Innovative Micro Technology | Wafer level hermetic bond using metal alloy with raised feature and wetting layer |
WO2017142222A1 (en) * | 2016-02-18 | 2017-08-24 | (주)스탠딩에그 | Mems device, mems package, and mems device manufacturing method |
US10859593B2 (en) * | 2018-08-31 | 2020-12-08 | Honeywell International Inc. | Reducing thermal expansion induced errors in a magnetic circuit assembly |
EP3730454A1 (en) * | 2019-04-22 | 2020-10-28 | Wuhan Yanxi Micro Components Co., Ltd. | Mems device and fabrication method thereof |
US11130671B2 (en) | 2019-04-22 | 2021-09-28 | Wuhan Yanxi Micro Components Co., Ltd. | MEMS device and fabrication method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20060027915A1 (en) | 2006-02-09 |
US7164199B2 (en) | 2007-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7164199B2 (en) | Device packages with low stress assembly process | |
US7402878B2 (en) | Packaging method for microstructure and semiconductor devices | |
US8778741B2 (en) | Low cost hermetically sealed package | |
US8138588B2 (en) | Package stiffener and a packaged device using the same | |
US6903860B2 (en) | Vacuum packaged micromirror arrays and methods of manufacturing the same | |
US7110160B2 (en) | Electrical contacts in microelectromechanical devices with multiple substrates | |
EP0616238B1 (en) | Package for a semiconductor device | |
US20050184304A1 (en) | Large cavity wafer-level package for MEMS | |
US20050158918A1 (en) | Masking layer in substrate cavity | |
US9156679B1 (en) | Method and device using silicon substrate to glass substrate anodic bonding | |
US6827449B1 (en) | Adhesive-sealed window lid for micromechanical devices | |
US7098535B2 (en) | Semiconductor package and packaging method using flip-chip bonding technology | |
US20230067786A1 (en) | Hermetically packaged scanning mirror in low humidity environment and manufacturing method thereof | |
CN1836324A (en) | Microelectromechanical device packages with integral heaters | |
JPH05283757A (en) | Photoelectric conversion element | |
US9315375B2 (en) | Method using glass substrate anodic bonding | |
JP2006261442A (en) | Cap member and optical semiconductor device | |
WO2006001921A2 (en) | Electrical contacts in microelectromechanical devices with multiple substrates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: REFLECTIVITY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TARN, TERRY;REEL/FRAME:016250/0015 Effective date: 20031030 |
|
AS | Assignment |
Owner name: VENTURE LENDING & LEASING IV, INC.,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REFLECTIVITY, INC.;REEL/FRAME:016800/0574 Effective date: 20050616 Owner name: VENTURE LENDING & LEASING IV, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REFLECTIVITY, INC.;REEL/FRAME:016800/0574 Effective date: 20050616 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |