US20050124120A1 - Method and circuit for multiplying signals with a transistor having more than one independent gate structure - Google Patents
Method and circuit for multiplying signals with a transistor having more than one independent gate structure Download PDFInfo
- Publication number
- US20050124120A1 US20050124120A1 US10/728,621 US72862103A US2005124120A1 US 20050124120 A1 US20050124120 A1 US 20050124120A1 US 72862103 A US72862103 A US 72862103A US 2005124120 A1 US2005124120 A1 US 2005124120A1
- Authority
- US
- United States
- Prior art keywords
- layer
- gate
- signal
- substrate
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 51
- 239000004065 semiconductor Substances 0.000 claims abstract description 81
- 239000000463 material Substances 0.000 claims description 49
- 239000000758 substrate Substances 0.000 claims description 30
- 150000004767 nitrides Chemical class 0.000 claims description 22
- 238000005530 etching Methods 0.000 claims description 21
- 238000000151 deposition Methods 0.000 claims description 16
- 239000002019 doping agent Substances 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 3
- 229920002120 photoresistant polymer Polymers 0.000 claims description 2
- 238000009987 spinning Methods 0.000 claims 1
- 238000003860 storage Methods 0.000 description 76
- 238000004519 manufacturing process Methods 0.000 description 20
- 230000008569 process Effects 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 7
- 229920005591 polysilicon Polymers 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 230000008859 change Effects 0.000 description 6
- 230000008021 deposition Effects 0.000 description 5
- 239000002159 nanocrystal Substances 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 238000007667 floating Methods 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- 239000011232 storage material Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66818—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the channel being thinned after patterning, e.g. sacrificial oxidation on fin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- This invention relates generally to mixers and more specifically to a method for mixing signals with a transistor having more than one independent gate structure.
- a mixer circuit is a type of multiplier circuit that provides frequency translation for two or more signals.
- a mixer circuit is used to translate an RF (radio frequency) signal to an IF (intermediate frequency) signal.
- the signals to be mixed are applied to the gates of input transistors. The output is a multiplication of the two input signals.
- Designers of high frequency mixer circuits have been faced with the problem of providing a relatively small and easy to implement mixer circuit that provides highly linear operation at low power supply voltages (e. g. 1.0-1.5 volts).
- FIG. 1 is a partial side cross sectional view of one embodiment of a semiconductor wafer during a stage in the manufacture of a transistor according to the present invention.
- FIG. 2 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 3 is a partial isometric view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 4 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 5 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 6 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 7 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 8 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 9 is a partial isometric view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 10 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 11 is a partial side cross sectional view of another embodiment of a semiconductor wafer during a stage in the manufacture of a transistor according to the present invention.
- FIG. 12 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 13 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 14 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 15 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 16 is a partial isometric view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention.
- FIG. 17 is a partial cut away top view of another embodiment of a transistor according to the present invention.
- FIG. 18 is a schematic of one embodiment of a memory array according to the present invention.
- FIG. 19 sets forth a table of one embodiment of a set of voltages applied to bitlines and word lines of a memory array for programming, erasing, and reading a charge storage location of the memory array according to the present invention.
- FIG. 20 sets forth a table of one embodiment of a set of voltages applied to bitlines and word lines of a memory array for programming, erasing, and reading another charge storage location of the memory array according to the present invention.
- FIG. 21 sets forth a table of another embodiment of a set of voltages applied to bitlines and word lines of another memory array for programming, erasing, and reading a charge storage location of the memory array according to the present invention.
- FIG. 22 sets forth a table of another embodiment of a set of voltages applied to bitlines and word lines of another memory array for programming, erasing, and reading another charge storage location of the memory array according to the present invention.
- FIG. 23 illustrates a schematic diagram of a mixer circuit in accordance with the present invention.
- FIG. 24 illustrates a top down layout view of a transistor used in the mixer circuit of FIG. 23 .
- the present invention provides a multiplier circuit.
- the multiplier circuit includes a semiconductor “fin” formed on a substrate.
- the fin has first and second sidewalls.
- a layer of gate material is formed over the substrate and the fin, the gate material including a first portion adjacent to the first sidewall of the fin and a second portion adjacent to the second sidewall of the fin.
- the layer of gate material is removed from over the semiconductor fin to leave a first gate along the first sidewall and a second gate along the second sidewall, where the first and second gates have a predetermined height and are electrically isolated from each other.
- the first and second gates function as input terminals for the multiplier circuit and a first input signal is applied to the first gate and a second input signal to be multiplied with the first input signal is applied to the second gate.
- the multiplier circuit functions as a mixer circuit.
- a mixer circuit in accordance with the present invention provides the advantages of having fully symmetrical independent input gates. Also, the transistor does not suffer from unpredictable body effects such as floating body and source-drain coupling of back bias. In addition, the gate lengths of the transistors may be changed without a fabrication process change, providing a highly linear mixer that may be integrated in a multi-functional system on a chip (SoC) integrated circuit. Further, because a transistor stack is not used as in some prior art mixers, the mixer circuit can operate at low power supply voltages.
- FIG. 1 shows a partial side cross sectional view of one embodiment of a semiconductor wafer during a stage in the manufacture of a transistor with independent gate structures according to the present invention.
- Wafer 101 includes a substrate with an insulating layer 103 .
- a structure 104 has been formed over insulating layer 103 .
- Structure 104 includes a semiconductor structure portion 105 formed over insulating layer 103 , a dielectric portion 111 (e.g. silicon dioxide) formed over semiconductor structure portion 105 and layer 103 , and a nitride portion 109 located over portion 111 and portion 105 .
- structure 104 is formed by depositing a layer of semiconductor material over layer 103 , forming a dielectric layer over the semiconductor layer (e.g.
- semiconductor structure portion 105 is made of epitaxial silicon bonded on insulating layer 103 .
- portion 105 may be made of polysilicon or other semiconductor material.
- structure 104 is a fin structure of a FinFET.
- portion 109 may be made of other materials (e.g. other dielectrics) that can be utilized as a hard etch mask.
- a conformal polysilicon layer 203 is deposited over wafer 101 including over structure 104 .
- polysilicon layer 203 is utilized to form independent gate structures of a FinFET transistor.
- layer 203 may be made of other gate materials such as e.g. tungsten, titanium, tantalum silicon nitride, silicides such as cobalt or nickel silicides, germanium, silicon germanium, other metals, or combinations thereof.
- a conformal nitride layer 205 is then deposited over layer 203 .
- layer 205 is used both as an antireflective coating and as a hard mask for etching layer 203 .
- Layer 205 may not be included in some embodiments.
- layer 203 may be doped prior to the deposition of layer 205 .
- layer 205 may be doped with single or multiple implants at various energies, angles, and/or species.
- the left side of layer 203 relative to the view shown in FIG. 2 , may doped with a first dopant at a first angle to provide that portion with a first conductivity type
- the right side of the layer 203 relative to the view shown in FIG. 2 may be doped at a second angle relative to the view shown in FIG. 2 to provide that portion with a second conductivity type.
- FIG. 3 is a partial isometric view of wafer 101 after layers 205 and 203 have been patterned to form gate structure 301 .
- layers 205 and 203 are patterned by the utilization of conventional photolithographic techniques.
- the portion of nitride portion 109 located over structure 104 but not located under gate structure 301 is removed. In other embodiments, this portion of nitride portion 109 may be removed at a later stage during manufacture.
- Structure 104 includes current terminal regions 303 and 305 located in each end of portion 105 of structure 104 .
- regions 303 and 305 serve as the source and drain regions, respectively.
- Regions 303 and 305 may be doped at this time by e.g. ion implantation or plasma doping.
- FIG. 4 shows a partial cross sectional view of wafer 101 after a deposition of a planar layer 403 over wafer 101 .
- layer 403 may be made of e.g., photo resist, spin on glass, or organic antireflective coating material. Layer 403 may be formed by spin on techniques or by chemical vapor deposition techniques followed by chemical mechanical polish or reflow.
- FIG. 5 shows wafer 101 after layer 403 has been etched back to a level below the top of portion 505 of nitride layer 203 located over structure 104 to expose portion 505 .
- layer 403 may be etched back, e.g., by a conventional dry or wet etch techniques.
- layer 403 is at least thick enough to cover portion 503 of layer 205 such that portion 505 of layer 205 may be removed by etching without removing portion 503 .
- the resultant structure of layer 403 as shown in FIG. 5 may be formed by the planar deposition of the material of layer 403 to the level shown in FIG. 5 , or other desired level.
- FIG. 6 shows the same view as FIG. 5 after portion 505 of nitride layer 205 located over structure 104 has been removed by etching.
- Layer 403 protects portion 503 of layer 205 from being removing during the etching of portion 505 .
- the portion of layer 203 previously located under removed portion 505 of layer 205 is removed by a non abrasive etching (e.g. wet or dry) to form independent gate structures 701 and 703 .
- Layer 403 (along with the remaining portions of layer 205 ) protects portions 707 and 709 of layer 203 from being removed during the etching of layer 203 .
- Gate structures 701 and 703 each have a vertical portion located along a sidewall of structure 104 .
- Utilizing a planar layer for the formation of independent gate structures may allow a portion of the gate material to be removed to form separate gate structures for a transistor without extra masking steps.
- the planar layer allows for the portion of the gate structure located over structure 104 to be removed without removing the portions of the gate structure used to form the independent gate structures.
- portions of the conformal layers including the gate material located over structure 104 are exposed from the planar layer, those portions can be removed e.g. by etching to isolate the gate structures without use of an extra mask step. Accordingly, alignment problems in forming separate gates may be avoided.
- FIG. 8 shows the same view as FIG. 7 after the removal of the remaining portions of layers 403 and 205 .
- these layers may be removed by wet or dry etches. In other embodiments, the remaining portions of layers 403 and 205 are not removed.
- FIG. 9 shows an isometric view of the transistor shown in FIG. 8 .
- spacers and silicide layers of the transistor are formed by conventional semiconductor techniques.
- Regions 903 and 905 serve as current terminal contacts (e.g. as source/drain contacts for FETs).
- regions 907 and 909 serve as gate contacts for gate structures 701 and 703 , respectively.
- FIG. 10 shows the same view as FIG. 8 after the formation of gate vias 1003 and 1005 over regions 907 and 909 , respectively.
- a low K dielectric material 1009 is shown deposited over the resultant transistor structure.
- Other conventional processing stages not shown or described herein may be performed on wafer 101 to form other conventional structures (such as e.g. interconnects and passivation layers) of a semiconductor device. Afterwards, the wafer is singulated to separate the integrated circuits of the wafer.
- Transistors with independent gate structures may be made by other processes.
- the formation of the planar layer 403 and the removal of the portion of gate material (e.g. in layer 203 ) located over structure 104 may be performed after the formation of spacers and/or silicides as described above with respect to FIG. 10 .
- transistors with independent gate structures maybe made with out utilizing conformal nitride layer 205 .
- the planar layer 403 would be formed such that the top portion of the layer of gate material (e.g. 203 ) located over structure 104 would be exposed for etching.
- independent gate structures may be coupled together either by hardwiring (e.g. conductive material extending between the gate structures) or by other transistors which would allow for the gate structures to be selectively coupled together.
- FIGS. 11-17 set forth views of a semiconductor wafer during various stages in the manufacture of another embodiment of a transistor with independent gate structures according to the present invention.
- the transistor formed also includes charge storage locations located between the gates and the channel region of the transistor. As will be describe later, such a transistor may be utilized as a non volatile memory device for storing data in the charge storage locations.
- Wafer 1101 includes a substrate having an insulating layer 1103 .
- a structure 1104 has been formed over insulating layer 1103 .
- structure 1104 is a “fin” structure for a FinFET transistor having charge storage locations.
- Structure 1104 includes a semiconductor structure portion 1105 formed over the insulating layer 1103 , a dielectric portion 1111 (e.g. silicon dioxide) formed over semiconductor structure portion 1105 and layer 1103 , and a nitride portion 1109 located over portion 1111 and portion 1105 .
- structure 1104 is formed by depositing a layer of semiconductor material over layer 1103 , forming a dielectric layer over the semiconductor material layer (e.g.
- the semiconductor layer, the dielectric layer, and the nitride layer are then patterned to form a structure wherein the sidewalls of the semiconductor layer, the dielectric portion 1111 , and nitride portion 1109 are flush with each other.
- the remaining portion of the semiconductor layer is then trimmed (e.g. with a dry etch having an isotropic component) to recess the sidewalls of remaining semiconductor layer to form portion 1105 as shown in FIG. 11 .
- structure portion 1105 is not trimmed.
- structure portion 1105 may be doped prior to the patterning of the layer of semiconductor material by conventional semiconductor processing techniques to provide the channel region of portion 105 with a specific conductivity type.
- a dielectric layer 1107 is formed on the sidewalls of semiconductor structure portion 1105 .
- the channel region and current terminal regions are formed in portion 1105 .
- semiconductor structure portion 1105 is made of epitaxial silicon bonded on insulating layer 1103 .
- portion 1105 may be made of polysilicon or other semiconductor material.
- structure 1104 is a fin structure of a FinFET.
- a layer 1203 of charge storage material is then deposited over wafer 1101 including structure 1104 .
- layer 1203 includes a layer of conductive material such as polysilicon (e.g. as with a floating gate transistor).
- layer 1203 may include other types of charge storage material including material having a plurality of charge trapping elements (e.g. silicon nitride as with a thin film transistor).
- layer 1203 may include discrete charge storage material (e.g. silicon nanocrystals embedded in a layer of dielectric).
- the nanocrystals are 2-10 nm in diameter and have a density of 3-10e ⁇ circumflex over ( ) ⁇ 11/cm ⁇ circumflex over ( ) ⁇ 2.
- layer 1203 may be made of multiple layers such as e.g. a layer of silicon nanocrystals and a layer of silicon nitride deposited over the layer of silicon nanocrystals or a layer of silicon nanocrystals embedded between two layers of dielectric material.
- FIG. 13 shows a partial cross sectional view of wafer 1101 after layer 1203 has been etched to remove the portion of layer 1203 located over nitride portion 1109 and located on insulating layer 1103 . Portions of layer 1203 remaining will later be etched to form isolated charge storages structures 1307 and 1305 located on the opposite sidewalls of structure 1104 .
- layer 1203 is etched with anisotropic dry etch to form storage structures 1307 and 1305 .
- the charge storage material is made of a high resistivity material such that there would be little to no leakage current, layer 1203 is not etched. In such embodiments, the charge storage structures having charge storage locations would be part of a contiguous layer 1203 .
- FIG. 14 shows a partial cross sectional view of wafer 1101 after a conformal layer 1403 of control dielectric has been deposited over wafer 1101 and after a conformal layer 1407 of gate material has been deposited over layer 1403 .
- gate material layer 1407 After the deposition of gate material layer 1407 , the wafer is further processed to form to two gate structures as per a similar process describe above with respect to FIGS. 2-8 .
- a nitride layer (not shown), similar to nitride layer 205 in FIG. 2 , is deposited over layer 1407 .
- the nitride layer and layer 1407 is then patterned to form a gate structure similar to gate structure 301 shown in FIG. 3 .
- a portion of charge storage layer 1203 located on the side of dielectric layer 1107 and not underneath the gate structure is etched after the layer 1407 has been etched.
- a planar layer (similar to layer 403 in FIG.
- gate structures 1505 and 1503 are formed wherein the portion of the nitride layer located above structure 1104 is exposed (See FIG. 5 and the text discussing thereof).
- the gate material located above structure 1104 is then etched to form gate structures 1505 and 1503 (See FIG. 15 ) in a manner similar to that set forth in FIGS. 6-8 and the discussion thereof.
- FIG. 15 shows a partial side view of wafer 1101 after the formation of gate structures 1505 and 1503 .
- FIG. 16 is a partial isometric view of the transistor structure shown in FIG. 15 .
- Regions 1607 and 1605 serve as current terminal regions with 1611 and 1613 serving as current terminal contacts (e.g. as source/drain contacts for FETs) for those regions.
- regions 1620 and 1617 serve as gate contacts for gate structures, 1505 and 1503 respectively.
- gate structures 1503 and 1505 are doped.
- the material of these gate structures is doped, in one embodiment, prior to the deposition of the nitride layer (e.g. 205 ) over the layer of gate material.
- the current terminal regions 1607 and 1605 are doped after the formation of gate structures 1505 and 1503 to provide a conductivity type that is different from the conductivity type of the channel region of semiconductor structure portion 1105 .
- silicide layers, spacers, gate vias, and current terminal vias are formed over transistor structure 1621 by conventional semiconductor techniques.
- a low K dielectric material e.g. 1009
- Other conventional processing stages not shown or described herein may be performed on wafer 1101 to form other conventional structures (such as e.g. interconnects and passivation layers) of an integrated circuit.
- the resultant transistor structure 1621 shown in FIG. 16 can be utilized as a non volatile memory cell having four isolated charge storage locations (two each in charge storage structure 1305 and 1307 , respectively) that can each store one of bit of data.
- FIG. 17 is a partial cutaway top view of transistor structure 1621 shown in FIG. 16 .
- Charge storage structure 1305 includes two charge storage locations 1709 and 1711
- charge structure 1307 includes two charge storage locations 1713 and 1715 . These four charge storage locations may be programmed, read, and or erased by applying voltages to current terminal regions 1605 and 1607 and gate structures 1503 and 1505 .
- the transistor structure 1621 functions as two functional MOSFET transistors that share source/drain regions and each have two charge storage locations.
- Gate structure 1503 serves as the gate for one of the functional transistors, and gate structure 1505 serves as the gate of the other functional transistors.
- Charge storage locations 1709 and 1711 serve as charge storage locations for the functional transistor having gate structure 1503 as its gate.
- Charge storage locations 1713 and 1715 server as charge storage locations for the functional transistor having gate structure 1505 as its gate.
- semiconductor structure portion 1105 includes a channel region 1725 (approximately differentiated by the dashed lines) located between current terminal regions 1605 and 1607 .
- Channel region 1725 is doped to provide a first conductivity type and current terminal regions 1605 and 1607 are doped to provide a second conductivity type.
- transistor structure 1621 when a voltage is applied to gate structure 1503 that exceeds a voltage threshold of the functional transistor associated with gate structure 1503 , an inversion region forms along the sidewall of the channel region 1725 adjacent to gate structure 1503 .
- an inversion layer forms along the sidewall of channel region 1725 adjacent to gate structure 1505 .
- portion 1105 is relatively thin between gate structures 1503 and 1505 , the regions where the inversion layers occur may overlap.
- Charge may be injected into each of the charge storage locations (e.g. by hot carrier injection) to increase the threshold voltage of the functional transistor associated with that charge storage location.
- a positive voltage (Vpp) is applied to gate structure 1503
- 1 ⁇ 2 Vpp is applied to current terminal region 1605
- a ground potential is applied to current terminal region 1607 and gate structure 1505 .
- Each of the charge storage locations may be read independently of each other.
- Application of a positive voltage (Vdd) to the gate structure adjacent to a charge storage location and a positive voltage (Vdd) to the current terminal on the opposite side of the charge storage location will effectively read the charge stored in the charge storage location without being affected by the charge stored in the other charge storage locations.
- Vdd positive voltage
- Vddd positive voltage
- a positive charge is applied to gate structure 1503 and to current terminal region 1607 , with a ground potential (VSS) being applied to gate structure 1505 and current terminal region 1605 .
- the voltage applied to current terminal region 1607 is sufficiently positive so that it effectively masks or shadows any charge present in charge storage location 1711 . In this way, the current through the channel region is primarily affected by the charge stored in location 1709 and not by the charge stored in any other charge storage location.
- a hot hole injection technique may be utilized. For example, to erase the charge stored in charge storage location 1709 , a negative voltage ( ⁇ Vpp) is applied to gate structure 1503 and a positive voltage (Vpp) is applied to current terminal region 1605 , the current terminal adjacent to charge storage location 1709 . A ground potential (Vss) is applied to current terminal region 1605 and gate structure 1505 .
- ⁇ Vpp negative voltage
- Vpp positive voltage
- Vss ground potential
- the charge storage locations of structure 1621 may be erased at the same time by applying a negative voltage ( ⁇ Vpp) to gate structures 1503 and 1505 and a positive voltage (Vpp) to current terminal regions 1605 and 1607 .
- ⁇ Vpp negative voltage
- Vpp positive voltage
- program, read, and/or erase techniques may be utilized for programming, reading and/or erasing the charge in the charge storage location of transistor structure 1621 .
- other conventional techniques for reading a non volatile memory cells having two storage locations may be used.
- transistor structure 1621 may be utilized such that it implements only two charge storage locations.
- the first charge storage location is located in charge storage structure 1305 and the second charge storage location is located in charge storage structure 1307 .
- transistor structure 1621 is utilized as two functional transistors with each functional transistor including a charge storage location.
- the charge storage layer would be made of conducting material (e.g. polysilicon) e.g. as with a floating gate transistor.
- each charge storage structure ( 1305 and 1307 ) would independently be able to store a charge, but transistor structure 1621 would be read as a single functional transistor having 4 voltage threshold levels.
- the voltage threshold would be a function of the charge stored in both the charge storage structures.
- the charge storage structures would be programmed with different voltages applied to the gates structures.
- the transistor structure would be read with a single voltage applied to both gate structures.
- the gate structures would be preferably of different conductivity types or would have different work functions.
- a transistor structure having gate structures adjacent to the sidewalls of the channel region may have other configurations.
- the width, length, and/or height of the channel region 1725 may be of other dimensions.
- multiple transistor structures may be linked together wherein each transistor structure shares a current terminal region (e.g. 1607 ) with the adjacent transistor structure.
- the channel regions (e.g. 1725 ) and the gate structures (e.g. 1503 and 1505 ) would be located between the shared current terminal regions (e.g. 1607 and 1605 ).
- An example of such an implementation may be represented by the array shown in FIG. 18 wherein the current terminal region of one transistor structure is serves as the current terminal of another transistor structure. For example, referring to FIG.
- a second intermediate structure would extend from end structure 1630 in the opposite direction (to the left relative to the view shown in FIG. 17 ) as intermediate structure 1631 of structure 1104 extends from end structure 1630 .
- a third intermediate structure (not shown) would extend from end structure 1629 in the opposite direction (to the right relative to the view shown in FIG. 17 ) as intermediate structure 1631 extends from end structure 1629 .
- a pair of gate structures similar to gate structures 1503 and 1505 would be adjacent to each sidewall of the second intermediate structure and third intermediate structure, similar to the position of gate structures 1503 and 1505 with respect to intermediate structure 1631 .
- the gate structures 1503 and 1505 may have different conductivity types. This may be accomplished in one embodiment by angled implantation of different dopant species. For example gate structure 1505 may be implanted with a P+ dopant and gate structure 1503 may be implanted with an N+ dopant.
- FIG. 18 is a circuit diagram of a non volatile memory array implementing the transistor structure 1621 as a memory cell including four storage locations ( 1713 , 1709 , 1715 , and 1711 ).
- array 1801 is a non volatile memory array of an integrated circuit device.
- Array 1801 includes a number of memory cells with each cell (e.g. 1809 , 1805 , 1807 ) implementing a transistor structure similar to transistor structure 1621 .
- Each cell includes four storage locations similar to storage locations 1713 , 1709 , 1715 , and 1711 .
- the gate structures (e.g. 1505 and 1503 ) of each cell are coupled to a word line.
- gate structure 1505 is couple to word line WL 0 and gate structure 1503 is coupled to word line WL 1 .
- Each current terminal region of a memory cell is coupled to a bitline.
- terminal contact 1611 of terminal region is coupled to bitline BL 1 and current terminal contact 1613 is coupled to bitline BL 2 .
- the bitlines (BL 0 , BL 1 , BL 2 , and BL 3 ) and the word lines (WL 0 , WL 1 , WL 2 , and WL 3 ) of array 1801 are couple to conventional memory array control circuitry (not shown) for controlling the voltages of the lines.
- the memory cells are arranged in array 1801 in rows and columns. In the embodiment shown, cells 1809 and the cell of transistor structure 1621 are in the same row, and cells, 1809 and 1807 are in the same column.
- FIG. 19 sets forth the voltages applied to the bitlines and word lines shown in FIG. 18 for programming, erasing, and reading storage location 1713 .
- Vpp 8.0V
- Vss 0
- Vdd 4.0.
- SA sense amplifier
- BL 1 is coupled to a sense amplifier (not shown), as designated by “SA” in the table of FIG. 19 , to determine whether the transistor has been turned on or not. Whether a transistor has been turned on or not is dependent upon whether a charge is stored at the charge storage location (e.g. 1713 ) being read.
- SA sense amplifier
- a voltage of VPP/2 is applied to bitline BL 1 and all bitlines located before BL 1 (e.g.
- bitline BL 0 locations having a gate coupled to word line WL 0 located before bitline BL 1 (e.g. charge storage location 1821 ) are not programmed.
- a ground voltage VSS is applied to all bitlines located after BL 1 (e.g. BL 2 and BL 3 ) so that no charge storage locations located after bitline BL 2 (e.g. 1823 ) are inadvertently programmed.
- the charge storage locations of array 1801 may be erased in a block erase function. In these embodiments, a positive voltage is applied to all bitlines and a negative voltage is applied to all word lines.
- FIG. 20 sets forth voltages applied to the bitlines and word lines shown in FIG. 18 for programming, erasing, and reading storage location 1711 .
- the gate of a cell opposite of the charge storage location being programmed, erased, or read is biased at ground (VSS) during these operations.
- gate structure 1503 which is opposite of charge storage location 1713 , is biased at VSS during program, erase, and read operations of location 1713 .
- FIGS. 21 and 22 set forth voltages that are applied to the bitlines and word lines of array 1801 in another embodiment for programming, erasing, and reading the charge storage locations of 1801 .
- the opposing gate to the charge storage location of a cell being programmed is biased at the opposite voltage of the gate of the cell associated with that location.
- a positive voltage VPP is applied to the word line (WL 0 ), which is coupled to gate structure 1505 and is associated with charge storage location 1713
- ⁇ VPP is applied to word line WL 1 , which is coupled gate structure 1503 and is opposite to charge storage location 1713 .
- the width and conductivity of the channel regions of the transistor structures are such that the potential of the channel region adjacent to a gate structure is influenced by the opposing gate structure.
- VPP may be 6.0 volts. Accordingly, because this embodiment allows for a reduction in the program voltage, lower programming voltages may be utilized. In some embodiments, reducing the programming voltage may allow for a reduction in the area required for circuitry to provide the programming voltage.
- the opposite gate of a charge storage location can provide a transistor such as e.g. a FinFET with a voltage control circuit that effectively acts like as a well voltage control circuit for a planar CMOS transistor.
- a transistor such as e.g. a FinFET
- the voltage of the opposing gate can be controlled independently of gates in other rows of the array. This may allow for the use of more advanced program and erase techniques for an array than would be possible with other types of charge storage transistors.
- One advantage that may occur with the array shown in FIG. 18 is that more charge storage locations may be implemented in a given area than with planar CMOS NVM cells. Furthermore, with the array of FIG. 18 , because 4 independent storage locations are programmable utilizing just two current terminal contacts, the transistors may be more closely placed in an array. In some embodiments, a transistor structure similar to transistor structure 1621 may be easily implemented in an integrated circuit having devices implementing FinFET technology or other types of silicon on insulator technology.
- transistor structure 1261 may be modified to have only one charge storage structure between a gate and the sidewall of the channel region.
- the opposing sidewall would not have a charge storage structure between it and the opposing gate.
- the opposing gate would serve as an effective well bias voltage control circuit.
- transistor structures such as those describe above may be implemented in memory arrays having other configurations.
- a memory cell having two independent gate structures adjacent to opposing sidewalls of a semiconductor structure and having charge storage locations located between the gate structures and the sidewalls maybe made by other semiconductor processes other than that set forth in this specification, including other conventional processes for forming independent gate structures.
- FIG. 23 illustrates a schematic diagram of a mixer circuit 2000 in accordance with the present invention.
- Mixer circuit 2000 includes identical mixer portions 2001 and 2003 .
- Mixer portion 2001 includes resistance element 2002 and transistor 2006 .
- Transistor 2006 includes gate terminals 2010 and 2012 .
- Mixer portion 2003 includes resistance element 2004 and transistor 2008 .
- Transistors 2006 and 2008 are multiple independent gate finFETs as described above and having a cross section as illustrated in FIG. 9 .
- Transistor 2008 includes gate terminals 2014 and 2016 .
- resistance element 2002 has a first terminal coupled to a power supply voltage terminal labeled “VDD” and a second terminal for providing an output signal labeled “VO(t)”.
- Transistor 2006 has a first gate 2001 for receiving a first time varying signal labeled “V1(t)”, a second gate 2012 for receiving a second time varying signal labeled “V2(t)”, a first source/drain terminal coupled to the second terminal of resistance element 2002 , and a second source/drain terminal coupled to a power supply voltage terminal labeled “VSS”.
- Mixer portion 2003 is identical to mixer portion 2001 except that signals VO(t)*, V 1 (t)*, and V 2 (t)* are logical complements of the same signals having the same name but lacking the asterisk (*).
- VDD is a positive power supply voltage of about 1 to 1.5 volts and VSS is coupled to ground.
- Transistors 2006 and 2008 both have fully depleted channels and symmetrical gate and source/drain regions.
- Resistance elements 2002 and 2004 function as loads for transistors 2006 and 2008 , respectively, and can be either active or passive loads.
- resistance elements 2002 and 2004 may be polysilicon resistors (passive) or transistors (active).
- resistance elements 2002 and 2004 may be implemented using a multiple independent gate finFET as illustrated in FIG. 9 .
- input signals V 1 (t) and V 2 (t) are provided to gates 2010 and 2012 , respectively, and input signals V 1 (t)* and V 2 (t)* are provided to gates 2016 , respectively.
- Input signal V 1 (t) may be, for example, an oscillator signal and input signal V 2 (t) may be, for example, an analog signal or a digital signal from an antenna or a baseband circuit.
- mixer circuit 2000 is a square law mixer circuit where the transistors operate in saturation mode.
- Output signal VO(t) kV 1 (t)V 2 (t). Constant k depends on the gain of the mixer. The channel region between the two gates is modulated by the input signals provided to the gates.
- mixer 2000 may be a phase detector used to detect a difference in phase between two time varying input signals.
- Mixer circuit 2000 provides the advantages of having fully symmetrical independent input gates.
- the transistor does not suffer from unpredictable body effects such as floating body and source-drain coupling of back bias.
- the gate lengths of the transistors may be changed without a process change, providing a highly linear mixer. Also, because a transistor stack is not used as in some prior art mixers, mixer circuit 2000 can operate at low power supply voltages.
- multiple parallel connected transistors may be used.
- FIG. 24 illustrates a top down layout view of a transistor structure 2100 used in mixer circuit 2000 of FIG. 23 .
- Transistor structure 2100 includes three multiple independent gate FETs connected in parallel. Each transistor of the plurality of transistors is the same as the transistor described in the discussion of FIG. 9 .
- Transistor 2100 includes a first gate structure 2102 and a second gate structure 2104 .
- First gate structure 2102 includes gates 2108 , 2110 , and 2112 electrically connected together, where each of the gates is adjacent to the sidewalls of the fin structure 2106 and between source and drain contacts.
- Second gate structure includes gates 2114 , 2116 , and 2118 .
- Fin structure 2106 includes source/drain terminals 2120 , 2122 , 2124 , and 2126 .
- Each source/drain terminal is accessed via a corresponding one of contacts 2136 , 2138 , 2140 , and 2142 .
- Channel regions are formed between the source/drain terminals and are controlled by the gates.
- a channel region exists between source/drain terminals 2120 and 2122 controlled by gates 2114 and 2108 .
- FIG. 24 there are three parallel connected multiple independent gate transistors. However, in other embodiments, there may be only one, or more than three, parallel connected transistors depending on the desired W/L (width/length) ratio.
- gate structure 2102 is accessed via contacts 2130 , 2132 , and 2134
- gate structure 2104 is accessed via contacts 2144 , 2146 , and 2148 .
- the contacts couple to metal layers implemented above the gate and the source/drain terminal. Note that in the illustrated embodiment, three contacts are shown for each gate structure, however, there may be any number of contacts as long as an acceptable electrical connection can be made.
- the source/drain regions are made symmetrical in the illustrated embodiment, thus allowing the gate length L to be changed without a corresponding process change.
- the gate length L is the same for all of the parallel connected transistors, however, in other embodiments, the gate length L may be different for the different portions.
- One advantage of the transistor of FIG. 9 is that the gate length L may be easily changed with just a layout change. That is, no process change is necessary to change the gate length.
- the source/drain terminals are interchangeable.
- the channel regions between source/drain terminals of fin structure 2106 may have different widths in other embodiments. In the illustrated embodiment, the distance between the source/drain terminals are the same, however, in other embodiments, the distance between the source/drain terminals may be different.
Abstract
Description
- This application is related to the application entitled “Transistor With Independent Gate Structure”, by Mathew et al., having application Ser. No. 10/443,375, filed on May 22, 2003, and assigned to the assignee hereof.
- This application is related to the application entitled “Memory With Charge Storage Locations”, by Mathew et al., having application Ser. No. 10/443,908, filed on May 22, 2003, and assigned to the assignee hereof.
- This invention relates generally to mixers and more specifically to a method for mixing signals with a transistor having more than one independent gate structure.
- A mixer circuit is a type of multiplier circuit that provides frequency translation for two or more signals. For example, in a radio receiver, a mixer circuit is used to translate an RF (radio frequency) signal to an IF (intermediate frequency) signal. In an integrated circuit mixer, the signals to be mixed are applied to the gates of input transistors. The output is a multiplication of the two input signals. Designers of high frequency mixer circuits have been faced with the problem of providing a relatively small and easy to implement mixer circuit that provides highly linear operation at low power supply voltages (e. g. 1.0-1.5 volts).
- Therefore, it is desirable to provide an integrated circuit device for mixing two signals that is small and easy to implement, yet provides highly linear operation at low voltage.
- The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference symbols in different drawings indicates identical items unless otherwise noted.
-
FIG. 1 is a partial side cross sectional view of one embodiment of a semiconductor wafer during a stage in the manufacture of a transistor according to the present invention. -
FIG. 2 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 3 is a partial isometric view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 4 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 5 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 6 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 7 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 8 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 9 is a partial isometric view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 10 is a partial side cross sectional view of one embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 11 is a partial side cross sectional view of another embodiment of a semiconductor wafer during a stage in the manufacture of a transistor according to the present invention. -
FIG. 12 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 13 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 14 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 15 is a partial side cross sectional view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 16 is a partial isometric view of another embodiment of a semiconductor wafer during another stage in the manufacture of a transistor according to the present invention. -
FIG. 17 is a partial cut away top view of another embodiment of a transistor according to the present invention. -
FIG. 18 is a schematic of one embodiment of a memory array according to the present invention. -
FIG. 19 sets forth a table of one embodiment of a set of voltages applied to bitlines and word lines of a memory array for programming, erasing, and reading a charge storage location of the memory array according to the present invention. -
FIG. 20 sets forth a table of one embodiment of a set of voltages applied to bitlines and word lines of a memory array for programming, erasing, and reading another charge storage location of the memory array according to the present invention. -
FIG. 21 sets forth a table of another embodiment of a set of voltages applied to bitlines and word lines of another memory array for programming, erasing, and reading a charge storage location of the memory array according to the present invention. -
FIG. 22 sets forth a table of another embodiment of a set of voltages applied to bitlines and word lines of another memory array for programming, erasing, and reading another charge storage location of the memory array according to the present invention. -
FIG. 23 illustrates a schematic diagram of a mixer circuit in accordance with the present invention. -
FIG. 24 illustrates a top down layout view of a transistor used in the mixer circuit ofFIG. 23 . - Generally, the present invention provides a multiplier circuit. The multiplier circuit includes a semiconductor “fin” formed on a substrate. The fin has first and second sidewalls. A layer of gate material is formed over the substrate and the fin, the gate material including a first portion adjacent to the first sidewall of the fin and a second portion adjacent to the second sidewall of the fin. The layer of gate material is removed from over the semiconductor fin to leave a first gate along the first sidewall and a second gate along the second sidewall, where the first and second gates have a predetermined height and are electrically isolated from each other. The first and second gates function as input terminals for the multiplier circuit and a first input signal is applied to the first gate and a second input signal to be multiplied with the first input signal is applied to the second gate. In another embodiment, the multiplier circuit functions as a mixer circuit.
- A mixer circuit in accordance with the present invention provides the advantages of having fully symmetrical independent input gates. Also, the transistor does not suffer from unpredictable body effects such as floating body and source-drain coupling of back bias. In addition, the gate lengths of the transistors may be changed without a fabrication process change, providing a highly linear mixer that may be integrated in a multi-functional system on a chip (SoC) integrated circuit. Further, because a transistor stack is not used as in some prior art mixers, the mixer circuit can operate at low power supply voltages.
- The following sets forth a detailed description of a mode for carrying out the invention. The description is intended to be illustrative of the invention and should not be taken to be limiting.
-
FIG. 1 shows a partial side cross sectional view of one embodiment of a semiconductor wafer during a stage in the manufacture of a transistor with independent gate structures according to the present invention. Wafer 101 includes a substrate with aninsulating layer 103. Astructure 104 has been formed overinsulating layer 103.Structure 104 includes asemiconductor structure portion 105 formed overinsulating layer 103, a dielectric portion 111 (e.g. silicon dioxide) formed oversemiconductor structure portion 105 andlayer 103, and anitride portion 109 located overportion 111 andportion 105. In one embodiment,structure 104 is formed by depositing a layer of semiconductor material overlayer 103, forming a dielectric layer over the semiconductor layer (e.g. by thermal oxidation of the semiconductor layer or by atomic layer deposition of a high K dielectric), and then depositing a layer of nitride over the dielectric. The semiconductor layer, the dielectric layer, and the nitride layer are then patterned to formstructure 104. Afterwards, adielectric layer 106 is formed on the sidewalls ofsemiconductor structure portion 105. As will be shown later, a channel region and current terminal regions of a transistor are formed insemiconductor structure portion 105 ofstructure 104. In one embodiment,semiconductor structure portion 105 is made of epitaxial silicon bonded oninsulating layer 103. In other embodiments,portion 105 may be made of polysilicon or other semiconductor material. In one embodiment,structure 104 is a fin structure of a FinFET. In other embodiments,portion 109 may be made of other materials (e.g. other dielectrics) that can be utilized as a hard etch mask. - Referring to
FIG. 2 , aconformal polysilicon layer 203 is deposited overwafer 101 including overstructure 104. As will be shown later,polysilicon layer 203 is utilized to form independent gate structures of a FinFET transistor. In other embodiments,layer 203 may be made of other gate materials such as e.g. tungsten, titanium, tantalum silicon nitride, silicides such as cobalt or nickel silicides, germanium, silicon germanium, other metals, or combinations thereof. In the embodiment shown, aconformal nitride layer 205 is then deposited overlayer 203. In one embodiment,layer 205 is used both as an antireflective coating and as a hard mask foretching layer 203.Layer 205 may not be included in some embodiments. In some embodiments,layer 203 may be doped prior to the deposition oflayer 205. In these embodiments,layer 205 may be doped with single or multiple implants at various energies, angles, and/or species. For example, in one embodiment, the left side oflayer 203, relative to the view shown inFIG. 2 , may doped with a first dopant at a first angle to provide that portion with a first conductivity type, and the right side of thelayer 203, relative to the view shown inFIG. 2 may be doped at a second angle relative to the view shown inFIG. 2 to provide that portion with a second conductivity type. -
FIG. 3 is a partial isometric view ofwafer 101 afterlayers gate structure 301. In some embodiments,layers nitride portion 109 located overstructure 104 but not located undergate structure 301 is removed. In other embodiments, this portion ofnitride portion 109 may be removed at a later stage during manufacture. -
Structure 104 includes currentterminal regions portion 105 ofstructure 104. In one embodiment where the resultant transistor structure is a field effect transistor (FET),regions Regions -
FIG. 4 shows a partial cross sectional view ofwafer 101 after a deposition of aplanar layer 403 overwafer 101. In some embodiments,layer 403 may be made of e.g., photo resist, spin on glass, or organic antireflective coating material.Layer 403 may be formed by spin on techniques or by chemical vapor deposition techniques followed by chemical mechanical polish or reflow. -
FIG. 5 showswafer 101 afterlayer 403 has been etched back to a level below the top ofportion 505 ofnitride layer 203 located overstructure 104 to exposeportion 505. In one embodiment,layer 403 may be etched back, e.g., by a conventional dry or wet etch techniques. In the embodiment shown, after the etch back,layer 403 is at least thick enough to coverportion 503 oflayer 205 such thatportion 505 oflayer 205 may be removed by etching without removingportion 503. - In other embodiments, the resultant structure of
layer 403 as shown inFIG. 5 may be formed by the planar deposition of the material oflayer 403 to the level shown inFIG. 5 , or other desired level. -
FIG. 6 shows the same view asFIG. 5 afterportion 505 ofnitride layer 205 located overstructure 104 has been removed by etching.Layer 403, as shown inFIG. 6 , protectsportion 503 oflayer 205 from being removing during the etching ofportion 505. - Referring to
FIG. 7 , afterportion 505 oflayer 205 has been removed, the portion oflayer 203 previously located under removedportion 505 oflayer 205 is removed by a non abrasive etching (e.g. wet or dry) to formindependent gate structures portions layer 203 from being removed during the etching oflayer 203.Gate structures structure 104. - Utilizing a planar layer for the formation of independent gate structures may allow a portion of the gate material to be removed to form separate gate structures for a transistor without extra masking steps. In some embodiments, the planar layer allows for the portion of the gate structure located over
structure 104 to be removed without removing the portions of the gate structure used to form the independent gate structures. In some embodiments, because portions of the conformal layers including the gate material located overstructure 104 are exposed from the planar layer, those portions can be removed e.g. by etching to isolate the gate structures without use of an extra mask step. Accordingly, alignment problems in forming separate gates may be avoided. -
FIG. 8 shows the same view asFIG. 7 after the removal of the remaining portions oflayers layers -
FIG. 9 shows an isometric view of the transistor shown inFIG. 8 . In later processing stages, spacers and silicide layers of the transistor are formed by conventional semiconductor techniques.Regions regions gate structures -
FIG. 10 shows the same view asFIG. 8 after the formation ofgate vias regions K dielectric material 1009 is shown deposited over the resultant transistor structure. Other conventional processing stages not shown or described herein may be performed onwafer 101 to form other conventional structures (such as e.g. interconnects and passivation layers) of a semiconductor device. Afterwards, the wafer is singulated to separate the integrated circuits of the wafer. - Transistors with independent gate structures according to the present invention may be made by other processes. For example, the formation of the
planar layer 403 and the removal of the portion of gate material (e.g. in layer 203) located overstructure 104 may be performed after the formation of spacers and/or silicides as described above with respect toFIG. 10 . Also, transistors with independent gate structures maybe made with out utilizingconformal nitride layer 205. With these embodiments, theplanar layer 403 would be formed such that the top portion of the layer of gate material (e.g. 203) located overstructure 104 would be exposed for etching. - In some embodiments, independent gate structures may be coupled together either by hardwiring (e.g. conductive material extending between the gate structures) or by other transistors which would allow for the gate structures to be selectively coupled together.
-
FIGS. 11-17 set forth views of a semiconductor wafer during various stages in the manufacture of another embodiment of a transistor with independent gate structures according to the present invention. The transistor formed also includes charge storage locations located between the gates and the channel region of the transistor. As will be describe later, such a transistor may be utilized as a non volatile memory device for storing data in the charge storage locations. -
Wafer 1101 includes a substrate having an insulatinglayer 1103. Astructure 1104 has been formed overinsulating layer 1103. In one embodiment,structure 1104 is a “fin” structure for a FinFET transistor having charge storage locations.Structure 1104 includes asemiconductor structure portion 1105 formed over the insulatinglayer 1103, a dielectric portion 1111 (e.g. silicon dioxide) formed oversemiconductor structure portion 1105 andlayer 1103, and anitride portion 1109 located overportion 1111 andportion 1105. In one embodiment,structure 1104 is formed by depositing a layer of semiconductor material overlayer 1103, forming a dielectric layer over the semiconductor material layer (e.g. by thermal oxidation of the semiconductor layer or by atomic layer deposition of a high K dielectric), and then depositing a layer of nitride over the dielectric. The semiconductor layer, the dielectric layer, and the nitride layer are then patterned to form a structure wherein the sidewalls of the semiconductor layer, thedielectric portion 1111, andnitride portion 1109 are flush with each other. In the embodiment shown, the remaining portion of the semiconductor layer is then trimmed (e.g. with a dry etch having an isotropic component) to recess the sidewalls of remaining semiconductor layer to formportion 1105 as shown inFIG. 11 . In other embodiments,structure portion 1105 is not trimmed. In some embodiments,structure portion 1105 may be doped prior to the patterning of the layer of semiconductor material by conventional semiconductor processing techniques to provide the channel region ofportion 105 with a specific conductivity type. - Afterwards, a
dielectric layer 1107 is formed on the sidewalls ofsemiconductor structure portion 1105. As will be shown later, the channel region and current terminal regions are formed inportion 1105. In one embodiment,semiconductor structure portion 1105 is made of epitaxial silicon bonded on insulatinglayer 1103. In other embodiments,portion 1105 may be made of polysilicon or other semiconductor material. In one embodiment,structure 1104 is a fin structure of a FinFET. - Referring to
FIG. 12 , alayer 1203 of charge storage material is then deposited overwafer 1101 includingstructure 1104. In one embodiment,layer 1203 includes a layer of conductive material such as polysilicon (e.g. as with a floating gate transistor). In other embodiments,layer 1203 may include other types of charge storage material including material having a plurality of charge trapping elements (e.g. silicon nitride as with a thin film transistor). Still in other embodiments,layer 1203 may include discrete charge storage material (e.g. silicon nanocrystals embedded in a layer of dielectric). In some embodiments, the nanocrystals are 2-10 nm in diameter and have a density of 3-10e{circumflex over ( )}11/cm{circumflex over ( )}2. In other embodiments,layer 1203 may be made of multiple layers such as e.g. a layer of silicon nanocrystals and a layer of silicon nitride deposited over the layer of silicon nanocrystals or a layer of silicon nanocrystals embedded between two layers of dielectric material. -
FIG. 13 shows a partial cross sectional view ofwafer 1101 afterlayer 1203 has been etched to remove the portion oflayer 1203 located overnitride portion 1109 and located on insulatinglayer 1103. Portions oflayer 1203 remaining will later be etched to form isolatedcharge storages structures structure 1104. In one embodiment,layer 1203 is etched with anisotropic dry etch to formstorage structures layer 1203 is not etched. In such embodiments, the charge storage structures having charge storage locations would be part of acontiguous layer 1203. -
FIG. 14 shows a partial cross sectional view ofwafer 1101 after aconformal layer 1403 of control dielectric has been deposited overwafer 1101 and after aconformal layer 1407 of gate material has been deposited overlayer 1403. - After the deposition of
gate material layer 1407, the wafer is further processed to form to two gate structures as per a similar process describe above with respect toFIGS. 2-8 . For example, a nitride layer (not shown), similar tonitride layer 205 inFIG. 2 , is deposited overlayer 1407. The nitride layer andlayer 1407 is then patterned to form a gate structure similar togate structure 301 shown inFIG. 3 . In some embodiments, a portion ofcharge storage layer 1203 located on the side ofdielectric layer 1107 and not underneath the gate structure is etched after thelayer 1407 has been etched. After the formation of a gate structure, a planar layer (similar tolayer 403 inFIG. 5 ) is formed wherein the portion of the nitride layer located abovestructure 1104 is exposed (SeeFIG. 5 and the text discussing thereof). After the removal of the exposed portion of the nitride layer, the gate material located abovestructure 1104 is then etched to formgate structures 1505 and 1503 (SeeFIG. 15 ) in a manner similar to that set forth inFIGS. 6-8 and the discussion thereof. -
FIG. 15 shows a partial side view ofwafer 1101 after the formation ofgate structures FIG. 16 is a partial isometric view of the transistor structure shown inFIG. 15 .Regions regions - In some embodiments,
gate structures terminal regions gate structures semiconductor structure portion 1105. - In later processing stages, silicide layers, spacers, gate vias, and current terminal vias and are formed over
transistor structure 1621 by conventional semiconductor techniques. A low K dielectric material (e.g. 1009) may also be deposited over theresultant transistor structure 1621. Other conventional processing stages not shown or described herein may be performed onwafer 1101 to form other conventional structures (such as e.g. interconnects and passivation layers) of an integrated circuit. - The
resultant transistor structure 1621 shown inFIG. 16 can be utilized as a non volatile memory cell having four isolated charge storage locations (two each incharge storage structure -
FIG. 17 is a partial cutaway top view oftransistor structure 1621 shown inFIG. 16 .Charge storage structure 1305 includes twocharge storage locations charge structure 1307 includes twocharge storage locations terminal regions gate structures - In one embodiment, the
transistor structure 1621 functions as two functional MOSFET transistors that share source/drain regions and each have two charge storage locations.Gate structure 1503 serves as the gate for one of the functional transistors, andgate structure 1505 serves as the gate of the other functional transistors.Charge storage locations gate structure 1503 as its gate.Charge storage locations gate structure 1505 as its gate. - In the embodiment shown,
semiconductor structure portion 1105 includes a channel region 1725 (approximately differentiated by the dashed lines) located between currentterminal regions Channel region 1725 is doped to provide a first conductivity type and currentterminal regions - During the operation of
transistor structure 1621, when a voltage is applied togate structure 1503 that exceeds a voltage threshold of the functional transistor associated withgate structure 1503, an inversion region forms along the sidewall of thechannel region 1725 adjacent togate structure 1503. When a voltage is applied togate structure 1505 that exceeds a voltage threshold of the functional transistor associated with that gate structure, an inversion layer forms along the sidewall ofchannel region 1725 adjacent togate structure 1505. In some embodiments whereportion 1105 is relatively thin betweengate structures - Charge may be injected into each of the charge storage locations (e.g. by hot carrier injection) to increase the threshold voltage of the functional transistor associated with that charge storage location. For example, to store a charge in
charge storage location 1709, a positive voltage (Vpp) is applied togate structure 1503, ½ Vpp is applied to currentterminal region 1605, and a ground potential is applied to currentterminal region 1607 andgate structure 1505. - Each of the charge storage locations may be read independently of each other. Application of a positive voltage (Vdd) to the gate structure adjacent to a charge storage location and a positive voltage (Vdd) to the current terminal on the opposite side of the charge storage location will effectively read the charge stored in the charge storage location without being affected by the charge stored in the other charge storage locations. For example, to read
charge storage location 1709, a positive charge is applied togate structure 1503 and to currentterminal region 1607, with a ground potential (VSS) being applied togate structure 1505 and currentterminal region 1605. The voltage applied to currentterminal region 1607 is sufficiently positive so that it effectively masks or shadows any charge present incharge storage location 1711. In this way, the current through the channel region is primarily affected by the charge stored inlocation 1709 and not by the charge stored in any other charge storage location. - To erase a charge stored in a charge storage location, a hot hole injection technique may be utilized. For example, to erase the charge stored in
charge storage location 1709, a negative voltage (−Vpp) is applied togate structure 1503 and a positive voltage (Vpp) is applied to currentterminal region 1605, the current terminal adjacent to chargestorage location 1709. A ground potential (Vss) is applied to currentterminal region 1605 andgate structure 1505. - In another embodiment, the charge storage locations of
structure 1621 may be erased at the same time by applying a negative voltage (−Vpp) togate structures terminal regions - In other embodiments, other program, read, and/or erase techniques may be utilized for programming, reading and/or erasing the charge in the charge storage location of
transistor structure 1621. For example other conventional techniques for reading a non volatile memory cells having two storage locations may be used. - In other embodiments,
transistor structure 1621 may be utilized such that it implements only two charge storage locations. In one such embodiment, the first charge storage location is located incharge storage structure 1305 and the second charge storage location is located incharge storage structure 1307. With these embodiments,transistor structure 1621 is utilized as two functional transistors with each functional transistor including a charge storage location. In one example of such an embodiment, the charge storage layer would be made of conducting material (e.g. polysilicon) e.g. as with a floating gate transistor. - In other embodiments having only two charge storage locations, each charge storage structure (1305 and 1307) would independently be able to store a charge, but
transistor structure 1621 would be read as a single functional transistor having 4 voltage threshold levels. The voltage threshold would be a function of the charge stored in both the charge storage structures. In this embodiment, the charge storage structures would be programmed with different voltages applied to the gates structures. The transistor structure would be read with a single voltage applied to both gate structures. In some of these embodiments, the gate structures would be preferably of different conductivity types or would have different work functions. - In other embodiments, a transistor structure having gate structures adjacent to the sidewalls of the channel region may have other configurations. For example, the width, length, and/or height of the
channel region 1725 may be of other dimensions. Also in other embodiments, multiple transistor structures may be linked together wherein each transistor structure shares a current terminal region (e.g. 1607) with the adjacent transistor structure. The channel regions (e.g. 1725) and the gate structures (e.g. 1503 and 1505) would be located between the shared current terminal regions (e.g. 1607 and 1605). An example of such an implementation may be represented by the array shown inFIG. 18 wherein the current terminal region of one transistor structure is serves as the current terminal of another transistor structure. For example, referring toFIG. 16 , a second intermediate structure (not shown) would extend fromend structure 1630 in the opposite direction (to the left relative to the view shown inFIG. 17 ) asintermediate structure 1631 ofstructure 1104 extends fromend structure 1630. A third intermediate structure (not shown) would extend fromend structure 1629 in the opposite direction (to the right relative to the view shown inFIG. 17 ) asintermediate structure 1631 extends fromend structure 1629. A pair of gate structures similar togate structures gate structures intermediate structure 1631. - In other embodiments, the
gate structures example gate structure 1505 may be implanted with a P+ dopant andgate structure 1503 may be implanted with an N+ dopant. -
FIG. 18 is a circuit diagram of a non volatile memory array implementing thetransistor structure 1621 as a memory cell including four storage locations (1713, 1709, 1715, and 1711). In one embodiment,array 1801 is a non volatile memory array of an integrated circuit device.Array 1801 includes a number of memory cells with each cell (e.g. 1809, 1805, 1807) implementing a transistor structure similar totransistor structure 1621. Each cell includes four storage locations similar tostorage locations - The gate structures (e.g. 1505 and 1503) of each cell are coupled to a word line. For example,
gate structure 1505 is couple to word line WL0 andgate structure 1503 is coupled to word line WL1. Each current terminal region of a memory cell is coupled to a bitline. For example,terminal contact 1611 of terminal region is coupled to bitline BL1 andcurrent terminal contact 1613 is coupled to bitline BL2. The bitlines (BL0, BL1, BL2, and BL3) and the word lines (WL0, WL1, WL2, and WL3) ofarray 1801 are couple to conventional memory array control circuitry (not shown) for controlling the voltages of the lines. The memory cells are arranged inarray 1801 in rows and columns. In the embodiment shown,cells 1809 and the cell oftransistor structure 1621 are in the same row, and cells, 1809 and 1807 are in the same column. -
FIG. 19 sets forth the voltages applied to the bitlines and word lines shown inFIG. 18 for programming, erasing, and readingstorage location 1713. In one embodiment, Vpp=8.0V, Vss=0, and Vdd=4.0. To readstorage location 1713, BL1 is coupled to a sense amplifier (not shown), as designated by “SA” in the table ofFIG. 19 , to determine whether the transistor has been turned on or not. Whether a transistor has been turned on or not is dependent upon whether a charge is stored at the charge storage location (e.g. 1713) being read. Toprogram location 1713, a voltage of VPP/2 is applied to bitline BL1 and all bitlines located before BL1 (e.g. BL0) so that locations having a gate coupled to word line WL0 located before bitline BL1 (e.g. charge storage location 1821) are not programmed. A ground voltage VSS is applied to all bitlines located after BL1 (e.g. BL2 and BL3) so that no charge storage locations located after bitline BL2 (e.g. 1823) are inadvertently programmed. - In other embodiments, the charge storage locations of
array 1801 may be erased in a block erase function. In these embodiments, a positive voltage is applied to all bitlines and a negative voltage is applied to all word lines. -
FIG. 20 sets forth voltages applied to the bitlines and word lines shown inFIG. 18 for programming, erasing, and readingstorage location 1711. - As shown in the tables of
FIGS. 19 and 20 , the gate of a cell opposite of the charge storage location being programmed, erased, or read is biased at ground (VSS) during these operations. For example,gate structure 1503, which is opposite ofcharge storage location 1713, is biased at VSS during program, erase, and read operations oflocation 1713. -
FIGS. 21 and 22 set forth voltages that are applied to the bitlines and word lines ofarray 1801 in another embodiment for programming, erasing, and reading the charge storage locations of 1801. In this embodiment, the opposing gate to the charge storage location of a cell being programmed is biased at the opposite voltage of the gate of the cell associated with that location. For example, referring toFIG. 21 , toprogram location 1713, a positive voltage VPP is applied to the word line (WL0), which is coupled togate structure 1505 and is associated withcharge storage location 1713, and −VPP is applied to word line WL1, which is coupledgate structure 1503 and is opposite to chargestorage location 1713. In this embodiment, the width and conductivity of the channel regions of the transistor structures are such that the potential of the channel region adjacent to a gate structure is influenced by the opposing gate structure. - Because a negative program voltage can be applied to the opposing gate of a charge storage location being programmed, the voltage applied to the gate associated with the cell being programmed may be reduced accordingly. For example, in one embodiment, VPP may be 6.0 volts. Accordingly, because this embodiment allows for a reduction in the program voltage, lower programming voltages may be utilized. In some embodiments, reducing the programming voltage may allow for a reduction in the area required for circuitry to provide the programming voltage.
- Another advantage that may occur from using a transistor with gate structures adjacent to opposing sidewalls in a memory array is that the opposite gate of a charge storage location can provide a transistor such as e.g. a FinFET with a voltage control circuit that effectively acts like as a well voltage control circuit for a planar CMOS transistor. However, unlike the well voltage control circuit for planar CMOS transistors, the voltage of the opposing gate can be controlled independently of gates in other rows of the array. This may allow for the use of more advanced program and erase techniques for an array than would be possible with other types of charge storage transistors.
- One advantage that may occur with the array shown in
FIG. 18 is that more charge storage locations may be implemented in a given area than with planar CMOS NVM cells. Furthermore, with the array ofFIG. 18 , because 4 independent storage locations are programmable utilizing just two current terminal contacts, the transistors may be more closely placed in an array. In some embodiments, a transistor structure similar totransistor structure 1621 may be easily implemented in an integrated circuit having devices implementing FinFET technology or other types of silicon on insulator technology. - In another embodiment, transistor structure 1261 may be modified to have only one charge storage structure between a gate and the sidewall of the channel region. With one embodiment of such a transistor, the opposing sidewall would not have a charge storage structure between it and the opposing gate. The opposing gate would serve as an effective well bias voltage control circuit.
- Furthermore, transistor structures such as those describe above may be implemented in memory arrays having other configurations. Also in other embodiments, a memory cell having two independent gate structures adjacent to opposing sidewalls of a semiconductor structure and having charge storage locations located between the gate structures and the sidewalls maybe made by other semiconductor processes other than that set forth in this specification, including other conventional processes for forming independent gate structures.
-
FIG. 23 illustrates a schematic diagram of amixer circuit 2000 in accordance with the present invention.Mixer circuit 2000 includesidentical mixer portions Mixer portion 2001 includesresistance element 2002 and transistor 2006. Transistor 2006 includesgate terminals Mixer portion 2003 includesresistance element 2004 andtransistor 2008.Transistors 2006 and 2008 are multiple independent gate finFETs as described above and having a cross section as illustrated inFIG. 9 .Transistor 2008 includesgate terminals mixer portion 2001,resistance element 2002 has a first terminal coupled to a power supply voltage terminal labeled “VDD” and a second terminal for providing an output signal labeled “VO(t)”. Transistor 2006 has afirst gate 2001 for receiving a first time varying signal labeled “V1(t)”, asecond gate 2012 for receiving a second time varying signal labeled “V2(t)”, a first source/drain terminal coupled to the second terminal ofresistance element 2002, and a second source/drain terminal coupled to a power supply voltage terminal labeled “VSS”.Mixer portion 2003 is identical tomixer portion 2001 except that signals VO(t)*, V1(t)*, and V2(t)* are logical complements of the same signals having the same name but lacking the asterisk (*). That is, signal VO(t) is 180 degrees out of phase with signal VO(t)*, signal V1(T) is 180 degrees out of phase with signal V1(t)*, and signal V2(t) is 180 degrees out of phase with signal V2(t)*. In the illustrated embodiment, VDD is a positive power supply voltage of about 1 to 1.5 volts and VSS is coupled to ground.Transistors 2006 and 2008 both have fully depleted channels and symmetrical gate and source/drain regions.Resistance elements transistors 2006 and 2008, respectively, and can be either active or passive loads. For example,resistance elements resistance elements FIG. 9 . - In operation, input signals V1(t) and V2(t) are provided to
gates gates 2016, respectively. Input signal V1(t) may be, for example, an oscillator signal and input signal V2(t) may be, for example, an analog signal or a digital signal from an antenna or a baseband circuit. In the illustrated embodiment,mixer circuit 2000 is a square law mixer circuit where the transistors operate in saturation mode. Output signal VO(t)=kV1(t)V2(t). Constant k depends on the gain of the mixer. The channel region between the two gates is modulated by the input signals provided to the gates. A drain current ID throughresistance element 2002 is
I D =μC OX/2(W/L)(V GS1 +V GS2 −V T)2
where μ is a mobility constant, COX is a gate oxide capacitance, W is the gate width, L is the gate length, VGS1 is the gate source voltage of one of the two gates, VGS2 is the other gate voltage, and VT is the threshold voltage. Note that in another embodiment,mixer 2000 may be a phase detector used to detect a difference in phase between two time varying input signals. -
Mixer circuit 2000 provides the advantages of having fully symmetrical independent input gates. The transistor does not suffer from unpredictable body effects such as floating body and source-drain coupling of back bias. The gate lengths of the transistors may be changed without a process change, providing a highly linear mixer. Also, because a transistor stack is not used as in some prior art mixers,mixer circuit 2000 can operate at low power supply voltages. - To achieve desired drive current in, for example, a mixer application, multiple parallel connected transistors may be used.
-
FIG. 24 illustrates a top down layout view of atransistor structure 2100 used inmixer circuit 2000 ofFIG. 23 .Transistor structure 2100 includes three multiple independent gate FETs connected in parallel. Each transistor of the plurality of transistors is the same as the transistor described in the discussion ofFIG. 9 .Transistor 2100 includes afirst gate structure 2102 and asecond gate structure 2104.First gate structure 2102 includesgates fin structure 2106 and between source and drain contacts. Second gate structure includesgates Fin structure 2106 includes source/drain terminals contacts FIG. 24 , a channel region exists between source/drain terminals gates FIG. 24 there are three parallel connected multiple independent gate transistors. However, in other embodiments, there may be only one, or more than three, parallel connected transistors depending on the desired W/L (width/length) ratio. Likewise,gate structure 2102 is accessed viacontacts gate structure 2104 is accessed viacontacts - The source/drain regions are made symmetrical in the illustrated embodiment, thus allowing the gate length L to be changed without a corresponding process change. In the illustrated embodiment, the gate length L is the same for all of the parallel connected transistors, however, in other embodiments, the gate length L may be different for the different portions. One advantage of the transistor of
FIG. 9 is that the gate length L may be easily changed with just a layout change. That is, no process change is necessary to change the gate length. Also, because the gates are symmetrical, the source/drain terminals are interchangeable. In addition, the channel regions between source/drain terminals offin structure 2106 may have different widths in other embodiments. In the illustrated embodiment, the distance between the source/drain terminals are the same, however, in other embodiments, the distance between the source/drain terminals may be different. - While particular embodiments of the present invention have been shown and described, it will be recognized to those skilled in the art that, based upon the teachings herein, further changes and modifications may be made without departing from this invention and its broader aspects, and thus, the appended claims are to encompass within their scope all such changes and modifications as are within the true scope of this invention.
Claims (31)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/728,621 US6969656B2 (en) | 2003-12-05 | 2003-12-05 | Method and circuit for multiplying signals with a transistor having more than one independent gate structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/728,621 US6969656B2 (en) | 2003-12-05 | 2003-12-05 | Method and circuit for multiplying signals with a transistor having more than one independent gate structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050124120A1 true US20050124120A1 (en) | 2005-06-09 |
US6969656B2 US6969656B2 (en) | 2005-11-29 |
Family
ID=34633754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/728,621 Expired - Fee Related US6969656B2 (en) | 2003-12-05 | 2003-12-05 | Method and circuit for multiplying signals with a transistor having more than one independent gate structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US6969656B2 (en) |
Cited By (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050139893A1 (en) * | 2002-05-10 | 2005-06-30 | Infineon Technologies Ag | Non-volatile flash semiconductor memory and fabrication method |
US20050173768A1 (en) * | 2004-02-10 | 2005-08-11 | Samsung Electronics Co., Ltd. | Fin fet structure |
US20060071259A1 (en) * | 2004-09-29 | 2006-04-06 | Martin Verhoeven | Charge-trapping memory cell and charge-trapping memory device |
US20070161170A1 (en) * | 2005-12-16 | 2007-07-12 | Orlowski Marius K | Transistor with immersed contacts and methods of forming thereof |
US20070166971A1 (en) * | 2006-01-17 | 2007-07-19 | Atmel Corporation | Manufacturing of silicon structures smaller than optical resolution limits |
US20070166903A1 (en) * | 2006-01-17 | 2007-07-19 | Bohumil Lojek | Semiconductor structures formed by stepperless manufacturing |
US20070222036A1 (en) * | 2006-03-24 | 2007-09-27 | Samsung Electronics Co., Ltd. | Semiconductor memory device and methods of manufacturing and operating the same |
US20070278575A1 (en) * | 2006-02-24 | 2007-12-06 | Stmicroelectronics (Crolles 2) Sas | Transistor and fabrication process |
WO2008110497A1 (en) | 2007-03-14 | 2008-09-18 | Nxp B.V. | Finfet with two independent gates and method for fabricating the same |
US7432122B2 (en) | 2006-01-06 | 2008-10-07 | Freescale Semiconductor, Inc. | Electronic device and a process for forming the electronic device |
US20090108322A1 (en) * | 2007-10-24 | 2009-04-30 | Yuniarto Widjaja | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US20090316492A1 (en) * | 2007-11-29 | 2009-12-24 | Yuniarto Widjaja | Memory cells, memory cell arrays, methods of using and methods of making |
US20100034041A1 (en) * | 2008-08-05 | 2010-02-11 | Yuniarto Widjaja | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US20100046287A1 (en) * | 2008-08-22 | 2010-02-25 | Yuniarto Widjaja | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US20100187594A1 (en) * | 2007-08-22 | 2010-07-29 | Makoto Mizukami | Semiconductor memory and method of manufacturing the same |
US20100246277A1 (en) * | 2007-11-29 | 2010-09-30 | Yuniarto Widjaja | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US20100314684A1 (en) * | 2008-02-11 | 2010-12-16 | Nxp B.V. | Finfet with separate gates and method for fabricating a finfet with separate gates |
US20110032756A1 (en) * | 2007-11-29 | 2011-02-10 | Yuniarto Widjaja | Compact Semiconductor Memory Device Having Reduced Number of Contacts, Methods of Operating and Methods of Making |
US20110220974A1 (en) * | 2010-03-10 | 2011-09-15 | Kabushiki Kaisha Toshiba | Semiconductor device |
US8130548B2 (en) | 2007-11-29 | 2012-03-06 | Zeno Semiconductor, Inc. | Semiconductor memory having electrically floating body transistor |
US8174886B2 (en) | 2007-11-29 | 2012-05-08 | Zeno Semiconductor, Inc. | Semiconductor memory having electrically floating body transistor |
US8194471B2 (en) | 2010-10-04 | 2012-06-05 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US8264875B2 (en) | 2010-10-04 | 2012-09-11 | Zeno Semiconducor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US20120235224A1 (en) * | 2007-05-18 | 2012-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit and Method for a Three Dimensional Non-Volatile Memory |
US8391066B2 (en) | 2006-11-29 | 2013-03-05 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US8582359B2 (en) | 2010-11-16 | 2013-11-12 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first-in first-out (FIFO) memory having electrically floating body transistor |
US8923052B2 (en) | 2008-04-08 | 2014-12-30 | Zeno Semiconductor, Inc. | Semiconductor memory having volatile and multi-bit, non-volatile functionality and methods of operating |
US8957458B2 (en) | 2011-03-24 | 2015-02-17 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US9025358B2 (en) | 2011-10-13 | 2015-05-05 | Zeno Semiconductor Inc | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US9029922B2 (en) | 2013-03-09 | 2015-05-12 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9153309B2 (en) | 2010-02-07 | 2015-10-06 | Zeno Semiconductor Inc. | Semiconductor memory device having electrically floating body transistor, semiconductor memory device having both volatile and non-volatile functionality and method or operating |
US9208880B2 (en) | 2013-01-14 | 2015-12-08 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US9230651B2 (en) | 2012-04-08 | 2016-01-05 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transitor |
US9275723B2 (en) | 2013-04-10 | 2016-03-01 | Zeno Semiconductor, Inc. | Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers |
US9281022B2 (en) | 2013-07-10 | 2016-03-08 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US20160133632A1 (en) * | 2014-11-12 | 2016-05-12 | Hong-bae Park | Integrated circuit device and method of manufacturing the same |
US9368625B2 (en) | 2013-05-01 | 2016-06-14 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US9391079B2 (en) | 2007-11-29 | 2016-07-12 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US9466723B1 (en) * | 2015-06-26 | 2016-10-11 | Globalfoundries Inc. | Liner and cap layer for placeholder source/drain contact structure planarization and replacement |
US9496053B2 (en) | 2014-08-15 | 2016-11-15 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9548119B2 (en) | 2014-01-15 | 2017-01-17 | Zeno Semiconductor, Inc | Memory device comprising an electrically floating body transistor |
US9601493B2 (en) | 2006-11-29 | 2017-03-21 | Zeno Semiconductor, Inc | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US20170125415A1 (en) * | 2015-04-14 | 2017-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Finfet semiconductor device having fins with stronger structural strength |
US9922981B2 (en) | 2010-03-02 | 2018-03-20 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10079301B2 (en) | 2016-11-01 | 2018-09-18 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor and methods of using |
USRE47381E1 (en) | 2008-09-03 | 2019-05-07 | Zeno Semiconductor, Inc. | Forming semiconductor cells with regions of varying conductivity |
US10340276B2 (en) | 2010-03-02 | 2019-07-02 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US10403361B2 (en) | 2007-11-29 | 2019-09-03 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US10461084B2 (en) | 2010-03-02 | 2019-10-29 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10553683B2 (en) | 2015-04-29 | 2020-02-04 | Zeno Semiconductor, Inc. | MOSFET and memory cell having improved drain current through back bias application |
US11201215B2 (en) | 2015-04-29 | 2021-12-14 | Zeno Semiconductor, Inc. | MOSFET and memory cell having improved drain current through back bias application |
US11239374B2 (en) * | 2018-11-29 | 2022-02-01 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method of fabricating a field effect transistor |
US11404419B2 (en) | 2018-04-18 | 2022-08-02 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor |
US11600663B2 (en) | 2019-01-11 | 2023-03-07 | Zeno Semiconductor, Inc. | Memory cell and memory array select transistor |
US11908899B2 (en) | 2009-02-20 | 2024-02-20 | Zeno Semiconductor, Inc. | MOSFET and memory cell having improved drain current through back bias application |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10131276B4 (en) * | 2001-06-28 | 2007-08-02 | Infineon Technologies Ag | Field effect transistor and method for its production |
KR100843244B1 (en) | 2007-04-19 | 2008-07-02 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
US7196372B1 (en) | 2003-07-08 | 2007-03-27 | Spansion Llc | Flash memory device |
US7026195B2 (en) * | 2004-05-21 | 2006-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Planarizing method for forming FIN-FET device |
KR100560818B1 (en) * | 2004-06-02 | 2006-03-13 | 삼성전자주식회사 | A semiconductor device and method for fabricating the same |
US7212432B2 (en) * | 2004-09-30 | 2007-05-01 | Infineon Technologies Ag | Resistive memory cell random access memory device and method of fabrication |
US20070047364A1 (en) * | 2005-08-31 | 2007-03-01 | International Business Machines Corporation | Methods and apparatus for varying a supply voltage or reference voltage using independent control of diode voltage in asymmetrical double-gate devices |
US20070085576A1 (en) * | 2005-10-14 | 2007-04-19 | Hector Sanchez | Output driver circuit with multiple gate devices |
US7256657B2 (en) * | 2005-10-14 | 2007-08-14 | Freescale Semiconductor, Inc. | Voltage controlled oscillator having digitally controlled phase adjustment and method therefor |
US7279997B2 (en) | 2005-10-14 | 2007-10-09 | Freescale Semiconductor, Inc. | Voltage controlled oscillator with a multiple gate transistor and method therefor |
US7439791B2 (en) * | 2006-01-31 | 2008-10-21 | Freescale Semiconductor, Inc. | Temperature compensation device and method thereof |
US7612619B2 (en) * | 2006-03-23 | 2009-11-03 | Freescale Semiconductor, Inc | Phase detector device and method thereof |
JP5701477B2 (en) * | 2008-09-18 | 2015-04-15 | マイクロンメモリジャパン株式会社 | Field effect transistor, memory cell, and method of manufacturing field effect transistor |
KR101675121B1 (en) | 2011-12-30 | 2016-11-10 | 인텔 코포레이션 | Wrap-around trench contact structure and methods of fabrication |
US10002868B2 (en) | 2016-09-30 | 2018-06-19 | International Business Machines Corporation | Vertical fin resistor devices |
US10079229B1 (en) | 2017-04-24 | 2018-09-18 | International Business Machines Corporation | Resistor fins |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6104068A (en) * | 1998-09-01 | 2000-08-15 | Micron Technology, Inc. | Structure and method for improved signal processing |
US6150687A (en) * | 1997-07-08 | 2000-11-21 | Micron Technology, Inc. | Memory cell having a vertical transistor with buried source/drain and dual gates |
US20010024858A1 (en) * | 1997-10-23 | 2001-09-27 | Infineon Technologies Ag | Method for producing a vertical MOS transistor |
US6414356B1 (en) * | 1998-03-30 | 2002-07-02 | Micron Technology, Inc. | Circuits and methods for dual-gated transistors |
US6511884B1 (en) * | 2001-10-09 | 2003-01-28 | Chartered Semiconductor Manufacturing Ltd. | Method to form and/or isolate vertical transistors |
US20030139011A1 (en) * | 2000-08-14 | 2003-07-24 | Matrix Semiconductor, Inc. | Multigate semiconductor device with vertical channel current and method of fabrication |
US20030151077A1 (en) * | 2002-02-13 | 2003-08-14 | Leo Mathew | Method of forming a vertical double gate semiconductor device and structure thereof |
US6649476B2 (en) * | 2001-02-15 | 2003-11-18 | Micron Technology, Inc. | Monotonic dynamic-static pseudo-NMOS logic circuit and method of forming a logic gate array |
US20040041188A1 (en) * | 2002-08-29 | 2004-03-04 | Bissey Lucien J. | Annular gate and technique for fabricating an annular gate |
US20040041189A1 (en) * | 2002-08-29 | 2004-03-04 | Voshell Thomas W. | Random access memory device utilizing a vertically oriented select transistor |
-
2003
- 2003-12-05 US US10/728,621 patent/US6969656B2/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6150687A (en) * | 1997-07-08 | 2000-11-21 | Micron Technology, Inc. | Memory cell having a vertical transistor with buried source/drain and dual gates |
US20010024858A1 (en) * | 1997-10-23 | 2001-09-27 | Infineon Technologies Ag | Method for producing a vertical MOS transistor |
US6414356B1 (en) * | 1998-03-30 | 2002-07-02 | Micron Technology, Inc. | Circuits and methods for dual-gated transistors |
US6104068A (en) * | 1998-09-01 | 2000-08-15 | Micron Technology, Inc. | Structure and method for improved signal processing |
US6355961B1 (en) * | 1998-09-01 | 2002-03-12 | Micron Technology, Inc. | Structure and method for improved signal processing |
US20030139011A1 (en) * | 2000-08-14 | 2003-07-24 | Matrix Semiconductor, Inc. | Multigate semiconductor device with vertical channel current and method of fabrication |
US6649476B2 (en) * | 2001-02-15 | 2003-11-18 | Micron Technology, Inc. | Monotonic dynamic-static pseudo-NMOS logic circuit and method of forming a logic gate array |
US6511884B1 (en) * | 2001-10-09 | 2003-01-28 | Chartered Semiconductor Manufacturing Ltd. | Method to form and/or isolate vertical transistors |
US20030151077A1 (en) * | 2002-02-13 | 2003-08-14 | Leo Mathew | Method of forming a vertical double gate semiconductor device and structure thereof |
US20040041188A1 (en) * | 2002-08-29 | 2004-03-04 | Bissey Lucien J. | Annular gate and technique for fabricating an annular gate |
US20040041189A1 (en) * | 2002-08-29 | 2004-03-04 | Voshell Thomas W. | Random access memory device utilizing a vertically oriented select transistor |
Cited By (257)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7157768B2 (en) * | 2002-05-10 | 2007-01-02 | Infineon Technologies Ag | Non-volatile flash semiconductor memory and fabrication method |
US20050139893A1 (en) * | 2002-05-10 | 2005-06-30 | Infineon Technologies Ag | Non-volatile flash semiconductor memory and fabrication method |
US7317230B2 (en) * | 2004-02-10 | 2008-01-08 | Samsung Electronics Co., Ltd. | Fin FET structure |
US20050173768A1 (en) * | 2004-02-10 | 2005-08-11 | Samsung Electronics Co., Ltd. | Fin fet structure |
US20060071259A1 (en) * | 2004-09-29 | 2006-04-06 | Martin Verhoeven | Charge-trapping memory cell and charge-trapping memory device |
US7423310B2 (en) * | 2004-09-29 | 2008-09-09 | Infineon Technologies Ag | Charge-trapping memory cell and charge-trapping memory device |
US20070161170A1 (en) * | 2005-12-16 | 2007-07-12 | Orlowski Marius K | Transistor with immersed contacts and methods of forming thereof |
US8314448B2 (en) * | 2005-12-16 | 2012-11-20 | Freescale Semiconductor, Inc. | Transistors with immersed contacts |
US8633515B2 (en) | 2005-12-16 | 2014-01-21 | Freescale Semiconductor, Inc. | Transistors with immersed contacts |
US20110210395A1 (en) * | 2005-12-16 | 2011-09-01 | Freescale Semiconductor, Inc. | Transistors with immersed contacts |
US7968394B2 (en) * | 2005-12-16 | 2011-06-28 | Freescale Semiconductor, Inc. | Transistor with immersed contacts and methods of forming thereof |
US7432122B2 (en) | 2006-01-06 | 2008-10-07 | Freescale Semiconductor, Inc. | Electronic device and a process for forming the electronic device |
US20070166971A1 (en) * | 2006-01-17 | 2007-07-19 | Atmel Corporation | Manufacturing of silicon structures smaller than optical resolution limits |
US20070166903A1 (en) * | 2006-01-17 | 2007-07-19 | Bohumil Lojek | Semiconductor structures formed by stepperless manufacturing |
US7803668B2 (en) | 2006-02-24 | 2010-09-28 | Stmicroelectronics (Crolles 2) Sas | Transistor and fabrication process |
US20070278575A1 (en) * | 2006-02-24 | 2007-12-06 | Stmicroelectronics (Crolles 2) Sas | Transistor and fabrication process |
US7518181B2 (en) * | 2006-03-24 | 2009-04-14 | Samsung Electronics Co., Ltd. | Semiconductor memory device and methods of manufacturing and operating the same |
US20070222036A1 (en) * | 2006-03-24 | 2007-09-27 | Samsung Electronics Co., Ltd. | Semiconductor memory device and methods of manufacturing and operating the same |
US9601493B2 (en) | 2006-11-29 | 2017-03-21 | Zeno Semiconductor, Inc | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US8391066B2 (en) | 2006-11-29 | 2013-03-05 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US8570803B2 (en) | 2006-11-29 | 2013-10-29 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US20100102389A1 (en) * | 2007-03-14 | 2010-04-29 | Markus Gerhard Andreas Muller | Finfet with two independent gates and method for fabricating the same |
US8203182B2 (en) | 2007-03-14 | 2012-06-19 | Nxp B.V. | FinFET with two independent gates and method for fabricating the same |
WO2008110497A1 (en) | 2007-03-14 | 2008-09-18 | Nxp B.V. | Finfet with two independent gates and method for fabricating the same |
US8482057B2 (en) * | 2007-05-18 | 2013-07-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit and method for a three dimensional non-volatile memory |
US20120235224A1 (en) * | 2007-05-18 | 2012-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit and Method for a Three Dimensional Non-Volatile Memory |
US8410545B2 (en) * | 2007-08-22 | 2013-04-02 | Kabushiki Kaisha Toshiba | Semiconductor memory and method of manufacturing the same |
US20100187594A1 (en) * | 2007-08-22 | 2010-07-29 | Makoto Mizukami | Semiconductor memory and method of manufacturing the same |
US9761311B2 (en) | 2007-10-24 | 2017-09-12 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality |
US8472249B2 (en) | 2007-10-24 | 2013-06-25 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US8787085B2 (en) | 2007-10-24 | 2014-07-22 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US7847338B2 (en) * | 2007-10-24 | 2010-12-07 | Yuniarto Widjaja | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US9460790B2 (en) | 2007-10-24 | 2016-10-04 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US20110044110A1 (en) * | 2007-10-24 | 2011-02-24 | Yuniarto Widjaja | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US8159878B2 (en) | 2007-10-24 | 2012-04-17 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US11488665B2 (en) | 2007-10-24 | 2022-11-01 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US9153333B2 (en) | 2007-10-24 | 2015-10-06 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US11862245B2 (en) | 2007-10-24 | 2024-01-02 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US20090108322A1 (en) * | 2007-10-24 | 2009-04-30 | Yuniarto Widjaja | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US10468102B2 (en) | 2007-10-24 | 2019-11-05 | Zeno Semiconductor, Inc | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US8294193B2 (en) | 2007-10-24 | 2012-10-23 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US10825520B2 (en) | 2007-10-24 | 2020-11-03 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality and method of operating |
US8711622B2 (en) | 2007-11-29 | 2014-04-29 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US8995186B2 (en) | 2007-11-29 | 2015-03-31 | Zeno Semiconductors, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US9847131B2 (en) | 2007-11-29 | 2017-12-19 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US8208302B2 (en) | 2007-11-29 | 2012-06-26 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US9978450B2 (en) | 2007-11-29 | 2018-05-22 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US9236382B2 (en) | 2007-11-29 | 2016-01-12 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US8194451B2 (en) | 2007-11-29 | 2012-06-05 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US8174886B2 (en) | 2007-11-29 | 2012-05-08 | Zeno Semiconductor, Inc. | Semiconductor memory having electrically floating body transistor |
US9793277B2 (en) | 2007-11-29 | 2017-10-17 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US20090316492A1 (en) * | 2007-11-29 | 2009-12-24 | Yuniarto Widjaja | Memory cells, memory cell arrays, methods of using and methods of making |
US8514623B2 (en) | 2007-11-29 | 2013-08-20 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US8514622B2 (en) | 2007-11-29 | 2013-08-20 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US8531881B2 (en) | 2007-11-29 | 2013-09-10 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US9715932B2 (en) | 2007-11-29 | 2017-07-25 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US10032776B2 (en) | 2007-11-29 | 2018-07-24 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US8130548B2 (en) | 2007-11-29 | 2012-03-06 | Zeno Semiconductor, Inc. | Semiconductor memory having electrically floating body transistor |
US10109349B2 (en) | 2007-11-29 | 2018-10-23 | Zeno Semiconductors, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US8130547B2 (en) | 2007-11-29 | 2012-03-06 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US8654583B2 (en) | 2007-11-29 | 2014-02-18 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US9209188B2 (en) | 2007-11-29 | 2015-12-08 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US9679648B2 (en) | 2007-11-29 | 2017-06-13 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US9653467B2 (en) | 2007-11-29 | 2017-05-16 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US9391079B2 (en) | 2007-11-29 | 2016-07-12 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US9030872B2 (en) | 2007-11-29 | 2015-05-12 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US20100246277A1 (en) * | 2007-11-29 | 2010-09-30 | Yuniarto Widjaja | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US10242739B2 (en) | 2007-11-29 | 2019-03-26 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US8937834B2 (en) | 2007-11-29 | 2015-01-20 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US9514803B2 (en) | 2007-11-29 | 2016-12-06 | Zeno Semiconductor, Inc. | Semiconductor memory having electrically floating body transistor |
US20110032756A1 (en) * | 2007-11-29 | 2011-02-10 | Yuniarto Widjaja | Compact Semiconductor Memory Device Having Reduced Number of Contacts, Methods of Operating and Methods of Making |
US9001581B2 (en) | 2007-11-29 | 2015-04-07 | Zeno Semiconductor Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10403361B2 (en) | 2007-11-29 | 2019-09-03 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US20100314684A1 (en) * | 2008-02-11 | 2010-12-16 | Nxp B.V. | Finfet with separate gates and method for fabricating a finfet with separate gates |
US8389392B2 (en) | 2008-02-11 | 2013-03-05 | Nxp B.V. | FinFET with separate gates and method for fabricating a finFET with separate gates |
US8923052B2 (en) | 2008-04-08 | 2014-12-30 | Zeno Semiconductor, Inc. | Semiconductor memory having volatile and multi-bit, non-volatile functionality and methods of operating |
US10210934B2 (en) | 2008-04-08 | 2019-02-19 | Zeno Semiconductor, Inc. | Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating |
US9646693B2 (en) | 2008-04-08 | 2017-05-09 | Zeno Semiconductor, Inc. | Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating |
US10818354B2 (en) | 2008-04-08 | 2020-10-27 | Zeno Semiconductor, Inc. | Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating |
US9928910B2 (en) | 2008-04-08 | 2018-03-27 | Zeno Semiconductor, Inc. | Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating |
US9257179B2 (en) | 2008-04-08 | 2016-02-09 | Zeno Semiconductor, Inc. | Semiconductor memory having volatile and multi-bit non-volatile functionality and method of operating |
US10211209B2 (en) | 2008-08-05 | 2019-02-19 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US20100034041A1 (en) * | 2008-08-05 | 2010-02-11 | Yuniarto Widjaja | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US8077536B2 (en) | 2008-08-05 | 2011-12-13 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US10991698B2 (en) | 2008-08-05 | 2021-04-27 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US9761589B2 (en) | 2008-08-05 | 2017-09-12 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US8559257B2 (en) | 2008-08-05 | 2013-10-15 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US8837247B2 (en) | 2008-08-05 | 2014-09-16 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US10644002B2 (en) | 2008-08-05 | 2020-05-05 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US11785758B2 (en) | 2008-08-05 | 2023-10-10 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US9960166B2 (en) | 2008-08-05 | 2018-05-01 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transisor using silicon controlled rectifier principle |
US11404420B2 (en) | 2008-08-05 | 2022-08-02 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US9484082B2 (en) | 2008-08-05 | 2016-11-01 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US9230965B2 (en) | 2008-08-05 | 2016-01-05 | Zeno Semiconductor, Inc. | Method of operating semiconductor memory device with floating body transistor using silicon controlled rectifier principle |
US9087580B2 (en) | 2008-08-22 | 2015-07-21 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US8243499B2 (en) | 2008-08-22 | 2012-08-14 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US10867676B2 (en) | 2008-08-22 | 2020-12-15 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US9490012B2 (en) | 2008-08-22 | 2016-11-08 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US20110228591A1 (en) * | 2008-08-22 | 2011-09-22 | Yuniarto Widjaja | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US8159868B2 (en) | 2008-08-22 | 2012-04-17 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US11295813B2 (en) | 2008-08-22 | 2022-04-05 | Zeno Semiconductor Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US9812203B2 (en) | 2008-08-22 | 2017-11-07 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US10032514B2 (en) | 2008-08-22 | 2018-07-24 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US11727987B2 (en) | 2008-08-22 | 2023-08-15 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US10340006B2 (en) | 2008-08-22 | 2019-07-02 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US20100046287A1 (en) * | 2008-08-22 | 2010-02-25 | Yuniarto Widjaja | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating |
US11948637B2 (en) | 2008-09-03 | 2024-04-02 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US10734076B2 (en) | 2008-09-03 | 2020-08-04 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US10163907B2 (en) | 2008-09-03 | 2018-12-25 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US11011232B2 (en) | 2008-09-03 | 2021-05-18 | Zero Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US10553281B2 (en) | 2008-09-03 | 2020-02-04 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
US11545217B2 (en) | 2008-09-03 | 2023-01-03 | Zeno Semiconductor, Inc. | Memory cells, memory cell arrays, methods of using and methods of making |
USRE47381E1 (en) | 2008-09-03 | 2019-05-07 | Zeno Semiconductor, Inc. | Forming semiconductor cells with regions of varying conductivity |
US11908899B2 (en) | 2009-02-20 | 2024-02-20 | Zeno Semiconductor, Inc. | MOSFET and memory cell having improved drain current through back bias application |
US9455262B2 (en) | 2010-02-07 | 2016-09-27 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US11551754B2 (en) | 2010-02-07 | 2023-01-10 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US10204684B2 (en) | 2010-02-07 | 2019-02-12 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US9747983B2 (en) | 2010-02-07 | 2017-08-29 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US9614080B2 (en) | 2010-02-07 | 2017-04-04 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US11887666B2 (en) | 2010-02-07 | 2024-01-30 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US10388378B2 (en) | 2010-02-07 | 2019-08-20 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US10008266B1 (en) | 2010-02-07 | 2018-06-26 | Zeno Semiconductor, Inc | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US11004512B2 (en) | 2010-02-07 | 2021-05-11 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US10497443B2 (en) | 2010-02-07 | 2019-12-03 | Zeno Semiconductor, Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US10622069B2 (en) | 2010-02-07 | 2020-04-14 | Zeno Semiconductor Inc. | Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating |
US9153309B2 (en) | 2010-02-07 | 2015-10-06 | Zeno Semiconductor Inc. | Semiconductor memory device having electrically floating body transistor, semiconductor memory device having both volatile and non-volatile functionality and method or operating |
US10748904B2 (en) | 2010-03-02 | 2020-08-18 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US10453847B2 (en) | 2010-03-02 | 2019-10-22 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US9704870B2 (en) | 2010-03-02 | 2017-07-11 | Zeno Semiconductors, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10593675B2 (en) | 2010-03-02 | 2020-03-17 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US10461084B2 (en) | 2010-03-02 | 2019-10-29 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10615163B2 (en) | 2010-03-02 | 2020-04-07 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US9922981B2 (en) | 2010-03-02 | 2018-03-20 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10056387B2 (en) | 2010-03-02 | 2018-08-21 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US11037929B2 (en) | 2010-03-02 | 2021-06-15 | Zeno Semiconductor Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US11018136B2 (en) | 2010-03-02 | 2021-05-25 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US11488955B2 (en) | 2010-03-02 | 2022-11-01 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10347636B2 (en) | 2010-03-02 | 2019-07-09 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US10340276B2 (en) | 2010-03-02 | 2019-07-02 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
US10204908B2 (en) | 2010-03-02 | 2019-02-12 | Zeno Semiconductor, Inc. | Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making |
US20110220974A1 (en) * | 2010-03-10 | 2011-09-15 | Kabushiki Kaisha Toshiba | Semiconductor device |
US8513715B2 (en) * | 2010-03-10 | 2013-08-20 | Kabushiki Kaisha Toshiba | Semiconductor device |
US10644001B2 (en) | 2010-10-04 | 2020-05-05 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US9450090B2 (en) | 2010-10-04 | 2016-09-20 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US8264875B2 (en) | 2010-10-04 | 2012-09-11 | Zeno Semiconducor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US8264876B2 (en) | 2010-10-04 | 2012-09-11 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US9208840B2 (en) | 2010-10-04 | 2015-12-08 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US8817548B2 (en) | 2010-10-04 | 2014-08-26 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US8547756B2 (en) | 2010-10-04 | 2013-10-01 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US8194471B2 (en) | 2010-10-04 | 2012-06-05 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US9704869B2 (en) | 2010-10-04 | 2017-07-11 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US10141315B2 (en) | 2010-10-04 | 2018-11-27 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US11737258B2 (en) | 2010-10-04 | 2023-08-22 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US11183498B2 (en) | 2010-10-04 | 2021-11-23 | Zeno Semiconductor, Inc. | Semiconductor memory device having an electrically floating body transistor |
US8934296B2 (en) | 2010-11-16 | 2015-01-13 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US8767458B2 (en) | 2010-11-16 | 2014-07-01 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US8582359B2 (en) | 2010-11-16 | 2013-11-12 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first-in first-out (FIFO) memory having electrically floating body transistor |
US11063048B2 (en) | 2010-11-16 | 2021-07-13 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US10804276B2 (en) | 2010-11-16 | 2020-10-13 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US9812456B2 (en) | 2010-11-16 | 2017-11-07 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US10515968B2 (en) | 2010-11-16 | 2019-12-24 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US11348923B2 (en) | 2010-11-16 | 2022-05-31 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US9589963B2 (en) | 2010-11-16 | 2017-03-07 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US10079236B2 (en) | 2010-11-16 | 2018-09-18 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first in first out (FIFO) memory having electrically floating body transistor |
US8957458B2 (en) | 2011-03-24 | 2015-02-17 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US9524970B2 (en) | 2011-03-24 | 2016-12-20 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US11729961B2 (en) | 2011-03-24 | 2023-08-15 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US10707209B2 (en) | 2011-03-24 | 2020-07-07 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US10074653B2 (en) | 2011-03-24 | 2018-09-11 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US11133313B2 (en) | 2011-03-24 | 2021-09-28 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US11742022B2 (en) | 2011-10-13 | 2023-08-29 | Zeno Semiconductor Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US9922711B2 (en) | 2011-10-13 | 2018-03-20 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US9401206B2 (en) | 2011-10-13 | 2016-07-26 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US9025358B2 (en) | 2011-10-13 | 2015-05-05 | Zeno Semiconductor Inc | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US10249368B2 (en) | 2011-10-13 | 2019-04-02 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US11211125B2 (en) | 2011-10-13 | 2021-12-28 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US9666275B2 (en) | 2011-10-13 | 2017-05-30 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US10861548B2 (en) | 2011-10-13 | 2020-12-08 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US10529424B2 (en) | 2011-10-13 | 2020-01-07 | Zeno Semiconductor, Inc. | Semiconductor memory having both volatile and non-volatile functionality comprising resistive change material and method of operating |
US11348922B2 (en) | 2012-02-16 | 2022-05-31 | Zeno Semiconductor, Inc. | Memory cell comprising first and second transistors and methods of operating |
US9905564B2 (en) | 2012-02-16 | 2018-02-27 | Zeno Semiconductors, Inc. | Memory cell comprising first and second transistors and methods of operating |
US10797055B2 (en) | 2012-02-16 | 2020-10-06 | Zeno Semiconductor, Inc. | Memory cell comprising first and second transistors and methods of operating |
US10181471B2 (en) | 2012-02-16 | 2019-01-15 | Zeno Semiconductor, Inc. | Memory cell comprising first and second transistors and methods of operating |
US9576962B2 (en) | 2012-04-08 | 2017-02-21 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transistor |
US9893067B2 (en) | 2012-04-08 | 2018-02-13 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transistor |
US11417657B2 (en) | 2012-04-08 | 2022-08-16 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transistor |
US10978455B2 (en) | 2012-04-08 | 2021-04-13 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transistor |
US9230651B2 (en) | 2012-04-08 | 2016-01-05 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transitor |
US10629599B2 (en) | 2012-04-08 | 2020-04-21 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transistor |
US10192872B2 (en) | 2012-04-08 | 2019-01-29 | Zeno Semiconductor, Inc. | Memory device having electrically floating body transistor |
US9208880B2 (en) | 2013-01-14 | 2015-12-08 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US10026479B2 (en) | 2013-01-14 | 2018-07-17 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US11881264B2 (en) | 2013-01-14 | 2024-01-23 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US10373685B2 (en) | 2013-01-14 | 2019-08-06 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US11100994B2 (en) | 2013-01-14 | 2021-08-24 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US11594280B2 (en) | 2013-01-14 | 2023-02-28 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US10839905B2 (en) | 2013-01-14 | 2020-11-17 | Zeno Semiconductor, Inc. | Content addressable memory device having electrically floating body transistor |
US11031401B2 (en) | 2013-03-09 | 2021-06-08 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US10461083B2 (en) | 2013-03-09 | 2019-10-29 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US11910589B2 (en) | 2013-03-09 | 2024-02-20 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9831247B2 (en) | 2013-03-09 | 2017-11-28 | Zeno Semiconductor Inc. | Memory device comprising electrically floating body transistor |
US10103149B2 (en) | 2013-03-09 | 2018-10-16 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9431401B2 (en) | 2013-03-09 | 2016-08-30 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9029922B2 (en) | 2013-03-09 | 2015-05-12 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9275723B2 (en) | 2013-04-10 | 2016-03-01 | Zeno Semiconductor, Inc. | Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers |
US10504585B2 (en) | 2013-04-10 | 2019-12-10 | Zeno Semiconductor, Inc. | Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers |
US11217300B2 (en) | 2013-04-10 | 2022-01-04 | Zeno Semiconductor, Inc. | Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers |
US11699484B2 (en) | 2013-04-10 | 2023-07-11 | Zeno Semiconductor, Inc. | Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers |
US9865332B2 (en) | 2013-04-10 | 2018-01-09 | Zeno Semiconductor, Inc. | Scalable floating body memory cell for memory compilers and method of using floating body memories with memory compilers |
US10991697B2 (en) | 2013-05-01 | 2021-04-27 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US10546860B2 (en) | 2013-05-01 | 2020-01-28 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US10103148B2 (en) | 2013-05-01 | 2018-10-16 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US9704578B2 (en) | 2013-05-01 | 2017-07-11 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US11818878B2 (en) | 2013-05-01 | 2023-11-14 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US11417658B2 (en) | 2013-05-01 | 2022-08-16 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US9368625B2 (en) | 2013-05-01 | 2016-06-14 | Zeno Semiconductor, Inc. | NAND string utilizing floating body memory cell |
US11342018B2 (en) | 2013-07-10 | 2022-05-24 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US10783952B2 (en) | 2013-07-10 | 2020-09-22 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US9536595B2 (en) | 2013-07-10 | 2017-01-03 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US10157663B2 (en) | 2013-07-10 | 2018-12-18 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US10354718B2 (en) | 2013-07-10 | 2019-07-16 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US11769550B2 (en) | 2013-07-10 | 2023-09-26 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US9947387B2 (en) | 2013-07-10 | 2018-04-17 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US9281022B2 (en) | 2013-07-10 | 2016-03-08 | Zeno Semiconductor, Inc. | Systems and methods for reducing standby power in floating body memory devices |
US10522213B2 (en) | 2014-01-15 | 2019-12-31 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor |
US9548119B2 (en) | 2014-01-15 | 2017-01-17 | Zeno Semiconductor, Inc | Memory device comprising an electrically floating body transistor |
US11328765B2 (en) | 2014-01-15 | 2022-05-10 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor |
US10916297B2 (en) | 2014-01-15 | 2021-02-09 | Zeno Semiconductor, Inc | Memory device comprising an electrically floating body transistor |
US10141046B2 (en) | 2014-01-15 | 2018-11-27 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor |
US9881667B2 (en) | 2014-01-15 | 2018-01-30 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor |
US11769549B2 (en) | 2014-01-15 | 2023-09-26 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor |
US11250905B2 (en) | 2014-08-15 | 2022-02-15 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US10580482B2 (en) | 2014-08-15 | 2020-03-03 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US10115451B2 (en) | 2014-08-15 | 2018-10-30 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9799392B2 (en) | 2014-08-15 | 2017-10-24 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US9496053B2 (en) | 2014-08-15 | 2016-11-15 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US10923183B2 (en) | 2014-08-15 | 2021-02-16 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US11715515B2 (en) | 2014-08-15 | 2023-08-01 | Zeno Semiconductor, Inc. | Memory device comprising electrically floating body transistor |
US10651179B2 (en) | 2014-11-12 | 2020-05-12 | Samsung Electronics Co., Ltd. | Integrated circuit device and method of manufacturing the same |
US9508727B2 (en) * | 2014-11-12 | 2016-11-29 | Samsung Electronics Co., Ltd. | Integrated circuit device and method of manufacturing the same |
US20160133632A1 (en) * | 2014-11-12 | 2016-05-12 | Hong-bae Park | Integrated circuit device and method of manufacturing the same |
US10014304B2 (en) | 2014-11-12 | 2018-07-03 | Samsung Electronics Co., Ltd. | Integrated circuit device and method of manufacturing the same |
US20170125415A1 (en) * | 2015-04-14 | 2017-05-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Finfet semiconductor device having fins with stronger structural strength |
US9859276B2 (en) * | 2015-04-14 | 2018-01-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | FinFET semiconductor device having fins with stronger structural strength |
US11201215B2 (en) | 2015-04-29 | 2021-12-14 | Zeno Semiconductor, Inc. | MOSFET and memory cell having improved drain current through back bias application |
US10553683B2 (en) | 2015-04-29 | 2020-02-04 | Zeno Semiconductor, Inc. | MOSFET and memory cell having improved drain current through back bias application |
US9466723B1 (en) * | 2015-06-26 | 2016-10-11 | Globalfoundries Inc. | Liner and cap layer for placeholder source/drain contact structure planarization and replacement |
US11489073B2 (en) | 2016-11-01 | 2022-11-01 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor and methods of operating |
US10079301B2 (en) | 2016-11-01 | 2018-09-18 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor and methods of using |
US11769832B2 (en) | 2016-11-01 | 2023-09-26 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor and methods of using |
US10529853B2 (en) | 2016-11-01 | 2020-01-07 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor and methods of operating |
US10854745B2 (en) | 2016-11-01 | 2020-12-01 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor and methods of using |
US11404419B2 (en) | 2018-04-18 | 2022-08-02 | Zeno Semiconductor, Inc. | Memory device comprising an electrically floating body transistor |
US11882684B2 (en) | 2018-04-18 | 2024-01-23 | Zeno Semiconductor Inc. | Memory device comprising an electrically floating body transistor |
US11239374B2 (en) * | 2018-11-29 | 2022-02-01 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method of fabricating a field effect transistor |
US11600663B2 (en) | 2019-01-11 | 2023-03-07 | Zeno Semiconductor, Inc. | Memory cell and memory array select transistor |
US11943937B2 (en) | 2019-01-11 | 2024-03-26 | Zeno Semiconductor Inc. | Memory cell and memory array select transistor |
Also Published As
Publication number | Publication date |
---|---|
US6969656B2 (en) | 2005-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6969656B2 (en) | Method and circuit for multiplying signals with a transistor having more than one independent gate structure | |
US7192876B2 (en) | Transistor with independent gate structures | |
US6903967B2 (en) | Memory with charge storage locations and adjacent gate structures | |
US6831310B1 (en) | Integrated circuit having multiple memory types and method of formation | |
US5960265A (en) | Method of making EEPROM having coplanar on-insulator FET and control gate | |
US6512269B1 (en) | High-voltage high-speed SOI MOSFET | |
US7230343B2 (en) | High density memory array having increased channel widths | |
TWI654748B (en) | Non-volatile memory (nvm) device in semiconductor-on-insulator ( soi) technology and method of fabricating an according device | |
US20070052012A1 (en) | Vertical tunneling nano-wire transistor | |
KR20080099249A (en) | Split gate memory cell in a finfet | |
KR20010074775A (en) | A single polysilicon flash eeprom and method for making same | |
US7668010B2 (en) | Flash memory having insulating liners between source/drain lines and channels | |
US20050042825A1 (en) | Image displaying method and image displaying device | |
US20240107755A1 (en) | Non-volatile memory (nvm) cell structure to increase reliability | |
US6787830B2 (en) | Semiconductor device and method for fabricating the same | |
US10090330B2 (en) | Structure and method for fully depleted silicon on insulator structure for threshold voltage modification | |
US7583542B2 (en) | Memory with charge storage locations | |
US10777568B2 (en) | Split gate charge trapping memory cells having different select gate and memory gate heights | |
US20140167135A1 (en) | Process Charging Protection for Split Gate Charge Trapping Flash | |
TWI565044B (en) | Back-gated non-volatile memory cell | |
Mizuno et al. | High performance characteristics in trench dual-gate MOSFET (TDMOS) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DU, YANG;MATHEW, LEO;REEL/FRAME:014773/0662 Effective date: 20031204 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
CC | Certificate of correction | ||
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NORTH STAR INNOVATIONS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:037694/0264 Effective date: 20151002 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20171129 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |