US20050139389A1 - Method of mounting electronic component on substrate without generation of voids in bonding material - Google Patents

Method of mounting electronic component on substrate without generation of voids in bonding material Download PDF

Info

Publication number
US20050139389A1
US20050139389A1 US11/066,153 US6615305A US2005139389A1 US 20050139389 A1 US20050139389 A1 US 20050139389A1 US 6615305 A US6615305 A US 6615305A US 2005139389 A1 US2005139389 A1 US 2005139389A1
Authority
US
United States
Prior art keywords
substrate
electronic component
solid support
printed wiring
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/066,153
Inventor
Tsuyoshi Yamamoto
Mitsuo Suehiro
Hiroshi Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to US11/066,153 priority Critical patent/US20050139389A1/en
Publication of US20050139389A1 publication Critical patent/US20050139389A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305Affixing by adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2902Disposition
    • H01L2224/29034Disposition the layer connector covering only portions of the surface to be connected
    • H01L2224/29035Disposition the layer connector covering only portions of the surface to be connected covering only the peripheral area of the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2902Disposition
    • H01L2224/29034Disposition the layer connector covering only portions of the surface to be connected
    • H01L2224/29036Disposition the layer connector covering only portions of the surface to be connected covering only the central area of the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0104Properties and characteristics in general
    • H05K2201/0129Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10977Encapsulated connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01Tools for processing; Objects used during processing
    • H05K2203/0182Using a temporary spacer element or stand-off during processing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/0475Molten solder just before placing the component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1105Heating or thermal processing not related to soldering, firing, curing or laminating, e.g. for shaping the substrate or during finish plating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3494Heating methods for reflowing of solder
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • Y10T29/49151Assembling terminal to base by deforming or shaping
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49163Manufacturing circuit on or in base with sintering of base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49169Assembling electrical component directly to terminal or elongated conductor

Definitions

  • the present invention relates to a method of mounting an electronic component, such as a ball grid array (BGA) semiconductor package.
  • the invention relates to a method of mounting an electronic component on a substrate by melting a conductive bonding material on a terminal pad on the substrate.
  • BGA ball grid array
  • solder paste is previously printed on terminal pads disposed on the surface of the substrate. Terminal conductors, such as solder balls, of the electronic component are placed on the corresponding terminal pads. After the electronic component has been set on the substrate in this manner, the substrate is passed through a reflow oven. Solder particles dispersed within the solder paste are caused to melt in the reflow oven. Subsequent cooling treatment serves to solidify the solder on the terminal pads on the substrate. The terminal conductors of the electronic component are thus bonded to the corresponding terminal pads on the substrate.
  • the solder paste usually includes an organic solvent.
  • the organic solvent is forced to vaporize in the melting solder.
  • the vaporized or gaseous organic solvent is locked within the melting solder in the aforementioned conventional method, since the surface of the solder paste is covered with the terminal conductors of the electronic component. Voids remain within the solidified solder.
  • the voids may cause a failure in electric contact between the electronic component and the substrate.
  • the voids are supposed to reduce the strength of bonding between the electronic component and the substrate.
  • a method of mounting an electronic component on a substrate comprising: placing the electronic component on the substrate with a solid support interposed between the electronic component and the substrate so as to space a terminal conductor of the electronic component from a corresponding terminal pad on the substrate; melting a conductive bonding material on the terminal pad; and thereafter melting the solid support so as to move down the electronic component toward the substrate, thereby contacting the terminal conductor with the conductive bonding material melting on the corresponding terminal pad.
  • the method enables a reliable prevention of contact between the conductive bonding material on the terminal pad and the terminal conductor when the conductive bonding material gets melted.
  • the melted conductive bonding material gets exposed to the peripheral atmosphere over a larger area. Even if a bubble is generated within the melted conductive bonding material, the bubble is allowed to easily get out of the melted conductive bonding material. Removal of the gas is promoted in the melted conductive bonding material. Removal of the gas in this manner leads to improvement in the strength of bonding between the substrate and the electronic component.
  • a solder paste may be supplied to the surface of the terminal pad in this method.
  • the solder paste may comprise a flux including an organic solvent, for example, and solder particles as the conductive bonding materials dispersed in the flux. When the solder particles get melted, the organic solvent in the solder paste may get vaporized in the melted solder.
  • a solid support is employed to lift the electronic component above the substrate.
  • the solid support of this type can simply be interposed between the substrate and the electronic component.
  • the terminal conductor of the electronic component can easily be prevented from contacting the terminal pad on the substrate.
  • the terminal conductor is caused to fall or drop toward the terminal pad in response to melting of the solid support.
  • Contact can be established between the terminal conductor and the terminal pad with a simple structure.
  • the solid support may be made of a thermoplastic resin material having the melting point higher than that of the conductive bonding material.
  • the solid support of this type provides an electronic circuit board comprising: a substrate; an electronic component mounted on a surface of the substrate and having a terminal conductor received on a terminal pad on the substrate; and a thermoplastic resin material interposed between the substrate and the electronic component.
  • a method of mounting an electronic component on a substrate comprising: melting a conductive bonding material on a terminal pad on the substrate under a high temperature atmosphere; and contacting a terminal conductor of the electronic component on the conductive bonding material on the terminal pad continuously under the high temperature atmosphere.
  • the conductive bonding material is allowed to get exposed to the peripheral atmosphere over a larger area. Even if a bubble is generated within the melted conductive bonding material, the bubble easily gets out of the melted conductive bonding material.
  • the gas is reliably removed from the melted conductive bonding material.
  • the terminal conductor of the electronic component can be placed on the terminal pad on the substrate after removal of the gas out of the melted conductive bonding material. Removal of the gas in this manner leads to improvement in the strength of bonding between the substrate and the electronic component.
  • a solder paste may be supplied to the surface of the terminal pad in this method.
  • the solder paste may comprise a flux including an organic solvent, for example, and solder particles as the conductive bonding materials dispersed in the flux. When the solder particles get melted, the organic solvent in the solder paste may get vaporized in the melted solder.
  • the conductive bonding material is simply exposed under the high temperature atmosphere when the conductive bonding material is to be melted.
  • Groups of the electronic components can simultaneously be mounted on one or more substrates. The productivity can be improved as compared with the case where the electronic components are separately or individually mounted on the substrate, or the mounting of the electronic components is separately or individually effected on the individual substrates.
  • the method may further comprise: placing the electronic component on the substrate, prior to melting of the conductive bonding material, with a solid support interposed between the electronic component and the substrate so as to space the terminal conductor from the terminal pad; and melting the solid support so as to move down the electronic component toward the substrate, thereby contacting the terminal conductor with the conductive bonding material on the corresponding terminal pad, when the terminal conductor is contacted on the terminal pad.
  • the solid support may be made of a thermoplastic resin material having the melting point higher than that of the conductive bonding material.
  • a method of mounting an electronic component on a substrate comprising: melting a solder paste on a terminal pad on the substrate; and placing a terminal conductor of the electronic component on the solder paste on the terminal pad, said solder paste being kept melted.
  • the solder particles in the solder paste get melted in the melted solder paste.
  • the solvent in the solder paste simultaneously gets vaporized. Since the terminal conductor of the electronic component is prevented from contacting the terminal pad on the substrate, the melted solder is allowed to get exposed to the peripheral atmosphere over a larger area. The gaseous or vaporized organic solvent easily gets out of the melted solder.
  • the terminal conductor of the electronic component can be placed on the terminal pad on the substrate after removal of the gas out of the melted conductive bonding material. Generation of voids can be prevented in the solidified solder. Removal of the gas or the voids in this manner leads to improvement in the strength of bonding between the substrate and the electronic component.
  • the method may further comprise in the aforementioned manner: setting the electronic component on the substrate, prior to melting of the solder paste, with a solid support interposed between the electronic component and the substrate so as to space the terminal conductor from the terminal pad; and melting the solid support so as to move down the electronic component toward the substrate, thereby contacting the terminal conductor with the solder paste on the corresponding terminal pad, said solder paste being kept melted.
  • the solid support may be made of a thermoplastic resin material having a melting point higher than that of the solder paste.
  • the method likewise serves to provide an electronic circuit board comprising: a substrate; an electronic component mounted on a surface of the substrate and having a terminal conductor received on a terminal pad on the substrate; and a thermoplastic resin material interposed between the substrate and the electronic component.
  • the solid support may have an adherent property on its surface.
  • the adherent property of the solid support may be utilized to stick the electronic component on the substrate.
  • the electronic component can thus stably be positioned on the substrate even during transportation or displacement.
  • the adherent property may be established based on the natural property of the material for the solid support or based on an adhesive provided on the surface of the solid support.
  • the solid support also may have a high heat conductivity.
  • the solid support of this type leads to a promoted radiation of heat from the electronic component mounted on the substrate.
  • the solid support may contain alumina (Al 2 O 3 ) particles dispersed in a resin material.
  • an electronic component unit comprising: a terminal conductor of a predetermined height standing on a surface opposed to a substrate; and a solid support standing on the surface, said solid support having a height larger than the predetermined height.
  • the solid support is naturally interposed between the electronic component and the substrate.
  • the operator is not required to additionally insert the solid support before or after setting the electronic component on the substrate. The productivity can thus be improved.
  • FIG. 1 is a perspective view illustrating an electronic circuit board
  • FIG. 2 is an enlarged vertical sectional view of the electronic circuit board for illustrating the structure of a ball grid array (BGA) semiconductor package in detail;
  • BGA ball grid array
  • FIG. 3 is a plan view of the BGA semiconductor package for illustrating the array of solder balls
  • FIG. 4 is an enlarged partial section view of a printed wiring board for illustrating the process of placing the BGA semiconductor package on the printed wiring board;
  • FIG. 5 is an enlarged partial section view of the printed wiring board for illustrating the process of generating melted solder on terminal pads on the printed wiring board;
  • FIG. 6 is an enlarged partial section view of the printed wiring board for illustrating the process of melting a solid support between the printed wiring board and the BGA semiconductor package;
  • FIG. 7 is a perspective view schematically illustrating the structure of an electronic component unit
  • FIG. 8 is an enlarged partial section view of a printed wiring board for illustrating the process of placing a full matrix BGA semiconductor package on the printed wiring board
  • FIG. 9 is an enlarged partial section view of a printed wiring board for illustrating the process of placing a quad flat package (QFP) on the printed wiring board.
  • QFP quad flat package
  • FIG. 1 schematically illustrates the structure of a electronic circuit board 11 .
  • the electronic circuit board 11 includes a printed wiring board or substrate 12 of a resin material, for example, and one or more electronic components 13 , such as ball grid array (BGA) semiconductor packages, mounted on the surface of the printed wiring board 12 .
  • An electrically conductive wiring pattern (not shown, spreads over the surface or/and interior of the printed wiring board 12 so as to establish electric connections between the BGA semiconductor packages 13 , for example.
  • the BGA semiconductor package 13 includes a semiconductor chip 15 mounted on the upper surface of a small-sized printed wiring board or substrate 14 of a ceramic material, for example.
  • a plurality of connection terminals 16 are attached to the lower surface of the small-sized printed wiring board 14 .
  • the connection terminals 16 are received on corresponding terminal pads 17 on the printed wiring board 12 . In this manner, electric connection can be established between terminal pads, not shown, of the small-sized printed wiring board 14 and the terminal pads 17 on the printed wiring board 12 .
  • a so-called underfill 18 is interposed between the small-sized printed wiring board 14 of the BGA semiconductor package 13 and the printed wiring board 12 .
  • the underfill 18 may be made of a thermoplastic resin material, for example.
  • the connection terminals 16 are embedded within the underfill 18 .
  • the underfill 18 serves to reinforce the strength of bonding between the BGA semiconductor package 13 and the printed wiring board 12 .
  • the underfill 18 reliably prevents the individual connection terminals 16 from getting exposed to the atmosphere, for example, so that corrosion or deterioration can be prevented in the connection terminals 16 .
  • the electronic components namely, the BGA semiconductor packages 13 are first prepared.
  • a plurality of bumps or solder balls 19 of a predetermined array are attached on the back surface of the small-sized printed wiring board 14 .
  • a naked space 21 without any solder balls 19 is defined at a central area of the back surface of the small-sized printed wiring board 14 .
  • the back surface of the small-sized printed wiring board 14 is allowed to fully get exposed at the naked space 21 in the BGA semiconductor package 13 .
  • the BGA semiconductor package 13 is placed on the upper surface of the printed wiring board 12 .
  • the terminal pads 17 are formed on the upper surface of the printed wiring board 12 .
  • the terminal pads 17 are arranged in the corresponding array for the individual BGA semiconductor packages 13 .
  • a solder paste 22 is previously printed over the individual terminal pads 17 .
  • the solder paste 22 consists of a flux including an organic solvent, and a conductive bonding material, namely, solder particles dispersed in the flux.
  • a solid support 23 is interposed between the printed wiring board 12 and the BGA semiconductor package 13 .
  • the BGA semiconductor package 13 is received on the top surface of the solid support 23 at the naked space 21 of the small-sized printed wiring board 14 .
  • the solid support 23 serves to lift the BGA semiconductor package 13 above the surface of the printed wiring board 12 .
  • the solid support 23 serves to space the solder balls 19 of the BGA semiconductor package 13 from the surface of the terminal pads 17 .
  • the individual solder balls 19 are prevented from contacting the solder paste 22 on the corresponding terminal pads 17 .
  • the melting point of the solid support 23 is set higher than that of the solder paste 22 or the solder particles. If the solder particles are made of an eutectic solder having the melting point of 183 degrees Celsius, for example, the solid support 23 may be made of a material having the melting point of approximately 200 degrees Celsius.
  • the solid support 23 may be made of a thermoplastic resin material such as a polyurethane-based resin, a polyester-based resin, an acrylic-based resin, rosin, a polyamide-based resin, or the like. Alternatively, the solid support 23 may be made of a material other than the aforementioned resin material.
  • the solid support 23 preferably has an adherent property on its surface, for example.
  • the adherent property of the solid support 23 may be utilized to stick the BGA semiconductor package 13 on the printed wiring board 12 .
  • the BGA semiconductor package 13 can thus stably be positioned on the printed wiring board 12 even during transportation or displacement.
  • the adherent property may be established based on the natural property of the material for the solid support 23 or based on an adhesive provided on the surface of the solid support 23 .
  • the printed wiring board 12 is inserted into a reflow oven.
  • a high temperature atmosphere of 220 degrees Celsius is maintained in the reflow oven.
  • the solder particles in the solder paste 22 are first allowed to melt on the surface of the terminal pads 17 .
  • the organic solvent simultaneously gets vaporized.
  • the melted solder 24 remains on the surface of the terminal pads 17 .
  • the solder balls 19 of the BGA semiconductor package 13 also gets melted.
  • the individual solder ball 19 maintains its spherical shape based on the surface tension.
  • the temperature of the solid support 23 does not yet reach the melting point. Specifically, the solid support 23 keeps the solder balls 19 of the BGA semiconductor package 13 spaced from the melted solder 24 on the terminal pads 17 by a predetermined space w. The surface of the melted solder 24 gets exposed to the peripheral atmosphere. The vaporized or gaseous organic solvent in the solder paste 22 is allowed to easily get out of the melted solder 24 . Removal of the gas can be promoted in the melted solder 24 .
  • the temperature of the solid support 23 reaches the melting temperature.
  • the solid support 23 gets melted. Specifically, the solid support 23 gets fluidized.
  • the solid support 23 is thus removed below the BGA semiconductor package 13 .
  • the BGA semiconductor package 13 is allowed to drop toward the printed wiring board 12 based on its own weight.
  • the solder balls 19 are thus received on the corresponding terminal pads 17 .
  • the solder ball 19 gets unified with the melted solder 24 on the terminal pad 17 . In this manner, the connection terminals 16 of the melted state can be established.
  • the gravity acting from the small-sized printed wiring board 14 to the connection terminals 16 is balanced with the overall surface tension of the connection terminals 16 , the small-sized printed wiring board 14 stops falling or dropping.
  • the fluid of the solid support 23 spreads over the surface to the printed wiring board 12 between the connection terminals 16 .
  • the fluid fills the space defined between the printed wiring board 12 and the small-sized printed wiring board 14 .
  • the fluid remain within the space between the printed wiring board 12 and the small-sized printed wiring board 14 based on its own surface tension.
  • the printed wiring board 12 is taken out of the reflow oven.
  • the printed wiring board 12 is subjected to a cooling treatment in the normal atmosphere or at a room temperature.
  • the fluid gets solidified so as to provide the underfill 18 between the printed wiring board 12 and the small-sized printed wiring board 14 .
  • the connection terminals 16 subsequently get solidified. Electric connection can thus be obtained between the printed wiring board 12 and the small-sized printed wiring board 14 .
  • the mounting of the BGA semiconductor package 13 has been completed.
  • the printed wiring board 12 needs be exposed only once to the high temperature atmosphere in the aforementioned method.
  • the BGA semiconductor packages 13 are simultaneously mounted on the printed wiring board 12 .
  • the productivity can be improved as compared with the case where the BGA semiconductor packages 13 are separately or individually mounted on the printed wiring board 12 .
  • the production time is also shortened.
  • a group of the printed wiring boards 12 may simultaneously be subjected to the high temperature atmosphere in the aforementioned method.
  • the productivity can be improved as compared with the case where the mounting of the BGA semiconductor packages 13 is separately or individually effected on the individual printed wiring boards 12 .
  • the production time is still further shortened.
  • an electronic component unit 26 may be prepared.
  • the electronic component unit 26 includes the BGA semiconductor package 13 and the solid support 23 .
  • the solid support 23 is previously attached to the small-sized printed wiring board 14 at the naked space 21 .
  • the solid support 23 should have the height H larger than the height h of the terminal conductors or solder balls 19 on the back surface of the small-sized printed wiring board 14 .
  • the solid support 23 can be interposed between the printed wiring board 12 and the small-sized printed wiring board 14 so as to space the solder balls 19 of the BGA semiconductor package 13 from the corresponding terminal pads 17 on the printed wiring board 12 , as is apparent from reference to FIG. 4 , for example.
  • the volume of the solid support 23 may be determined as follows:
  • the constant As represents the area of the bottom of the solid support 23 .
  • the constant Ac represents the area of the back surface of the small-sized printed wiring board 14 .
  • the constant g represents the space between the front surface of the printed wiring board 12 and the back surface of the small-sized printed wiring board 14 in the final electronic circuit board 11 .
  • the constant Vt represents the volume of the single solder ball 19 .
  • the constant n represents the number of the solder balls 19 interposed between the printed wiring board 12 and the small-sized printed wiring board 14 .
  • the space g may be set at approximately 60% of the height h of the solder balls 19 , for example. The setting in this manner enables establishment of the underfill 18 based on the solid support 23 without any supplement of materials. It should be noted that the volume of the solid support 23 may be set smaller than the volume of the underfill 18 .
  • the height H of the solid support 23 should be set as follows:
  • the constant t represents the height of the solder paste on the surface of the terminal pad 17 .
  • the constant p represents the thickness of the terminal pad 17 superposed on the surface of the printed wiring board 12 .
  • the constant Vm represents the volume of the melted solder 24 existing on the terminal pad 17 .
  • the constant r represents the radius of the terminal pad 17 .
  • the constant Vp represents the volume of the solder paste 22 when printed.
  • the constant m represents the content of the solder particles in the solder paste in the form of ratio in volume.
  • the content m may be set at approximately 0.5, for example.
  • the constant tm represents the thickness of a mask employed to print the solder paste 22 .
  • the constant D represents the diameter of the opening defined in the mask at a position corresponding to the terminal pad 17 .
  • the constant k represents the rate or percentage of filling of the solder paste 22 within the opening.
  • the rate k of filling may be set approximately in a range between 60% and 80%, for example.
  • the height t of the solder paste 22 gets smaller than the thickness m of the mask. It should be noted that the height t of the solder paste 22 may be replaced with the thickness tm of the mask in the aforementioned [Expression 2].
  • the aforementioned method may be employed to mount a BGA semiconductor package 13 a of a full matrix type.
  • the solder balls 19 of the full matrix are arranged on the back surface of the small-sized printed wiring board in the full matrix BGA semiconductor package 13 a .
  • the solid support 23 may be provided in the form of a stud, as shown in FIG. 8 , for example.
  • the solid support 23 may be located on the individual corners of the small-sized printed wiring board 14 .
  • the solder particles in the solder paste 22 is allowed to melt on the terminal pads 17 prior to melting of the solid supports 23 .
  • the organic solvent simultaneously gets vaporized.
  • the melted solder is allowed to get exposed to the peripheral atmosphere over a larger area. Accordingly, the vaporized or gaseous organic solvent in the solder paste 22 is allowed to easily get out of the melted solder. Removal of the gas can be promoted in the melted solder.
  • a thermosetting resin material underfill may be injected within the space between the printed wiring board 12 and the small-sized printed wiring board 14 .
  • the aforementioned method may be employed to mount a quad flat package (QFP) 13 b .
  • the terminal conductors or terminal leads 28 extend outward from the side surfaces of a package body 27 in the QFP 13 b .
  • the individual terminal leads 28 are received on the corresponding terminal pads 17 on the printed wiring board 12 .
  • the solid support 23 may be employed to mount the QFP 13 b on the printed wiring board 12 in the aforementioned manner.
  • the solid support 23 may be located at the central area of the package body 27 .
  • solder particles in the solder paste 22 is allowed to melt on the terminal pads 17 prior to melting of the solid support 23 .
  • the organic solvent simultaneously gets vaporized.
  • the melted solder is allowed to get exposed to the peripheral atmosphere over a larger area. Accordingly, the vaporized or gaseous organic solvent in the solder paste 22 is allowed to easily get out of the melted solder. Removal of the gas can be promoted in the melted solder.
  • the solid support 23 may be made of a thermoplastic resin material having a high heat conductivity.
  • the thermoplastic resin of this type may comprise alumina (Al 2 O 3 ) particles dispersed in a resin material. Employment of the thermoplastic resin material having a high heat conductivity leads to a promoted radiation of heat from the BGA semiconductor package 13 , the full matrix BGA semiconductor package 13 a , and the QFP 13 b . As long as the solid support 23 after melting and solidification is prevented from contacting the connection terminals 16 and the terminal leads 28 , the solid support 23 may have a property of electrically conductivity.
  • any types of terminal conductors other than the aforementioned solder balls 19 , may be employed in the BGA semiconductor package 13 and the full matrix BGA semiconductor package 13 a.

Abstract

When an electronic component is mounted on a substrate, the electronic component is first placed on the substrate with a solid support interposed between the electronic component and the substrate. The solid support serves to space a terminal conductor of the electronic component from a corresponding terminal pad on the substrate. A conductive bonding material is then melted on the terminal pad. The melted conductive bonding material gets exposed to the peripheral atmosphere over a larger area. Even if a bubble is generated within the melted conductive bonding material, the bubble is allowed to easily get out of the melted conductive bonding material. Removal of the gas is promoted in the melted conductive bonding material. The solid support is subsequently melted. The electronic component is moved down toward the substrate, thereby contacting the terminal conductor with the melted conductive bonding material on the corresponding terminal pad. Removal of the gas in this manner leads to improvement in the strength of bonding between the substrate and the electronic component.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a method of mounting an electronic component, such as a ball grid array (BGA) semiconductor package. In particular, the invention relates to a method of mounting an electronic component on a substrate by melting a conductive bonding material on a terminal pad on the substrate.
  • 2. Description of the Prior Art
  • Some methods of mounting an electronic component on a substrate utilize a solder paste. The solder paste is previously printed on terminal pads disposed on the surface of the substrate. Terminal conductors, such as solder balls, of the electronic component are placed on the corresponding terminal pads. After the electronic component has been set on the substrate in this manner, the substrate is passed through a reflow oven. Solder particles dispersed within the solder paste are caused to melt in the reflow oven. Subsequent cooling treatment serves to solidify the solder on the terminal pads on the substrate. The terminal conductors of the electronic component are thus bonded to the corresponding terminal pads on the substrate.
  • The solder paste usually includes an organic solvent. When the solder particles melt in the solder paste, the organic solvent is forced to vaporize in the melting solder. In this case, the vaporized or gaseous organic solvent is locked within the melting solder in the aforementioned conventional method, since the surface of the solder paste is covered with the terminal conductors of the electronic component. Voids remain within the solidified solder. The voids may cause a failure in electric contact between the electronic component and the substrate. The voids are supposed to reduce the strength of bonding between the electronic component and the substrate.
  • SUMMARY OF THE INVENTION
  • It is accordingly an object of the present invention to provide a method of mounting an electronic component on a substrate, which is capable of enhancing the reliability of bonding between the electronic component and the substrate.
  • According to a first aspect of the present invention, there is provided a method of mounting an electronic component on a substrate, comprising: placing the electronic component on the substrate with a solid support interposed between the electronic component and the substrate so as to space a terminal conductor of the electronic component from a corresponding terminal pad on the substrate; melting a conductive bonding material on the terminal pad; and thereafter melting the solid support so as to move down the electronic component toward the substrate, thereby contacting the terminal conductor with the conductive bonding material melting on the corresponding terminal pad.
  • The method enables a reliable prevention of contact between the conductive bonding material on the terminal pad and the terminal conductor when the conductive bonding material gets melted. The melted conductive bonding material gets exposed to the peripheral atmosphere over a larger area. Even if a bubble is generated within the melted conductive bonding material, the bubble is allowed to easily get out of the melted conductive bonding material. Removal of the gas is promoted in the melted conductive bonding material. Removal of the gas in this manner leads to improvement in the strength of bonding between the substrate and the electronic component. A solder paste may be supplied to the surface of the terminal pad in this method. The solder paste may comprise a flux including an organic solvent, for example, and solder particles as the conductive bonding materials dispersed in the flux. When the solder particles get melted, the organic solvent in the solder paste may get vaporized in the melted solder.
  • In this case, a solid support is employed to lift the electronic component above the substrate. The solid support of this type can simply be interposed between the substrate and the electronic component. The terminal conductor of the electronic component can easily be prevented from contacting the terminal pad on the substrate. Moreover, the terminal conductor is caused to fall or drop toward the terminal pad in response to melting of the solid support. Contact can be established between the terminal conductor and the terminal pad with a simple structure. The solid support may be made of a thermoplastic resin material having the melting point higher than that of the conductive bonding material. The solid support of this type provides an electronic circuit board comprising: a substrate; an electronic component mounted on a surface of the substrate and having a terminal conductor received on a terminal pad on the substrate; and a thermoplastic resin material interposed between the substrate and the electronic component.
  • According to a second aspect of the present invention, there is provided a method of mounting an electronic component on a substrate, comprising: melting a conductive bonding material on a terminal pad on the substrate under a high temperature atmosphere; and contacting a terminal conductor of the electronic component on the conductive bonding material on the terminal pad continuously under the high temperature atmosphere.
  • The conductive bonding material is allowed to get exposed to the peripheral atmosphere over a larger area. Even if a bubble is generated within the melted conductive bonding material, the bubble easily gets out of the melted conductive bonding material. The gas is reliably removed from the melted conductive bonding material. The terminal conductor of the electronic component can be placed on the terminal pad on the substrate after removal of the gas out of the melted conductive bonding material. Removal of the gas in this manner leads to improvement in the strength of bonding between the substrate and the electronic component. A solder paste may be supplied to the surface of the terminal pad in this method. The solder paste may comprise a flux including an organic solvent, for example, and solder particles as the conductive bonding materials dispersed in the flux. When the solder particles get melted, the organic solvent in the solder paste may get vaporized in the melted solder.
  • Moreover, the conductive bonding material is simply exposed under the high temperature atmosphere when the conductive bonding material is to be melted. Groups of the electronic components can simultaneously be mounted on one or more substrates. The productivity can be improved as compared with the case where the electronic components are separately or individually mounted on the substrate, or the mounting of the electronic components is separately or individually effected on the individual substrates.
  • The method may further comprise: placing the electronic component on the substrate, prior to melting of the conductive bonding material, with a solid support interposed between the electronic component and the substrate so as to space the terminal conductor from the terminal pad; and melting the solid support so as to move down the electronic component toward the substrate, thereby contacting the terminal conductor with the conductive bonding material on the corresponding terminal pad, when the terminal conductor is contacted on the terminal pad. In this case, the solid support may be made of a thermoplastic resin material having the melting point higher than that of the conductive bonding material.
  • According to a third aspect of the present invention, there is provided a method of mounting an electronic component on a substrate, comprising: melting a solder paste on a terminal pad on the substrate; and placing a terminal conductor of the electronic component on the solder paste on the terminal pad, said solder paste being kept melted.
  • The solder particles in the solder paste get melted in the melted solder paste. The solvent in the solder paste simultaneously gets vaporized. Since the terminal conductor of the electronic component is prevented from contacting the terminal pad on the substrate, the melted solder is allowed to get exposed to the peripheral atmosphere over a larger area. The gaseous or vaporized organic solvent easily gets out of the melted solder. The terminal conductor of the electronic component can be placed on the terminal pad on the substrate after removal of the gas out of the melted conductive bonding material. Generation of voids can be prevented in the solidified solder. Removal of the gas or the voids in this manner leads to improvement in the strength of bonding between the substrate and the electronic component.
  • The method may further comprise in the aforementioned manner: setting the electronic component on the substrate, prior to melting of the solder paste, with a solid support interposed between the electronic component and the substrate so as to space the terminal conductor from the terminal pad; and melting the solid support so as to move down the electronic component toward the substrate, thereby contacting the terminal conductor with the solder paste on the corresponding terminal pad, said solder paste being kept melted. In this case, the solid support may be made of a thermoplastic resin material having a melting point higher than that of the solder paste. The method likewise serves to provide an electronic circuit board comprising: a substrate; an electronic component mounted on a surface of the substrate and having a terminal conductor received on a terminal pad on the substrate; and a thermoplastic resin material interposed between the substrate and the electronic component.
  • In any event, the solid support may have an adherent property on its surface. The adherent property of the solid support may be utilized to stick the electronic component on the substrate. The electronic component can thus stably be positioned on the substrate even during transportation or displacement. The adherent property may be established based on the natural property of the material for the solid support or based on an adhesive provided on the surface of the solid support.
  • The solid support also may have a high heat conductivity. The solid support of this type leads to a promoted radiation of heat from the electronic component mounted on the substrate. The solid support may contain alumina (Al2O3) particles dispersed in a resin material.
  • In any of the aforementioned methods, there may be provided an electronic component unit comprising: a terminal conductor of a predetermined height standing on a surface opposed to a substrate; and a solid support standing on the surface, said solid support having a height larger than the predetermined height.
  • When the electronic component unit is set on the substrate, the solid support is naturally interposed between the electronic component and the substrate. The operator is not required to additionally insert the solid support before or after setting the electronic component on the substrate. The productivity can thus be improved.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects, features and advantages of the present invention will become apparent from the following description of the preferred embodiment in con junction with the accompanying drawings, wherein:
  • FIG. 1 is a perspective view illustrating an electronic circuit board;
  • FIG. 2 is an enlarged vertical sectional view of the electronic circuit board for illustrating the structure of a ball grid array (BGA) semiconductor package in detail;
  • FIG. 3 is a plan view of the BGA semiconductor package for illustrating the array of solder balls;
  • FIG. 4 is an enlarged partial section view of a printed wiring board for illustrating the process of placing the BGA semiconductor package on the printed wiring board;
  • FIG. 5 is an enlarged partial section view of the printed wiring board for illustrating the process of generating melted solder on terminal pads on the printed wiring board;
  • FIG. 6 is an enlarged partial section view of the printed wiring board for illustrating the process of melting a solid support between the printed wiring board and the BGA semiconductor package;
  • FIG. 7 is a perspective view schematically illustrating the structure of an electronic component unit;
  • FIG. 8 is an enlarged partial section view of a printed wiring board for illustrating the process of placing a full matrix BGA semiconductor package on the printed wiring board; and
  • FIG. 9 is an enlarged partial section view of a printed wiring board for illustrating the process of placing a quad flat package (QFP) on the printed wiring board.
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • FIG. 1 schematically illustrates the structure of a electronic circuit board 11. The electronic circuit board 11 includes a printed wiring board or substrate 12 of a resin material, for example, and one or more electronic components 13, such as ball grid array (BGA) semiconductor packages, mounted on the surface of the printed wiring board 12. An electrically conductive wiring pattern, not shown, spreads over the surface or/and interior of the printed wiring board 12 so as to establish electric connections between the BGA semiconductor packages 13, for example.
  • As shown in FIG. 2, the BGA semiconductor package 13 includes a semiconductor chip 15 mounted on the upper surface of a small-sized printed wiring board or substrate 14 of a ceramic material, for example. A plurality of connection terminals 16 are attached to the lower surface of the small-sized printed wiring board 14. The connection terminals 16 are received on corresponding terminal pads 17 on the printed wiring board 12. In this manner, electric connection can be established between terminal pads, not shown, of the small-sized printed wiring board 14 and the terminal pads 17 on the printed wiring board 12.
  • A so-called underfill 18 is interposed between the small-sized printed wiring board 14 of the BGA semiconductor package 13 and the printed wiring board 12. The underfill 18 may be made of a thermoplastic resin material, for example. The connection terminals 16 are embedded within the underfill 18. The underfill 18 serves to reinforce the strength of bonding between the BGA semiconductor package 13 and the printed wiring board 12. In addition, the underfill 18 reliably prevents the individual connection terminals 16 from getting exposed to the atmosphere, for example, so that corrosion or deterioration can be prevented in the connection terminals 16.
  • Next, a detailed description will be made on a method of producing the electronic circuit board 11. The electronic components, namely, the BGA semiconductor packages 13 are first prepared. As shown in FIG. 3, a plurality of bumps or solder balls 19 of a predetermined array are attached on the back surface of the small-sized printed wiring board 14. It should be noted that a naked space 21 without any solder balls 19 is defined at a central area of the back surface of the small-sized printed wiring board 14. The back surface of the small-sized printed wiring board 14 is allowed to fully get exposed at the naked space 21 in the BGA semiconductor package 13.
  • As shown in FIG. 4, the BGA semiconductor package 13 is placed on the upper surface of the printed wiring board 12. The terminal pads 17 are formed on the upper surface of the printed wiring board 12. The terminal pads 17 are arranged in the corresponding array for the individual BGA semiconductor packages 13. A solder paste 22 is previously printed over the individual terminal pads 17. The solder paste 22 consists of a flux including an organic solvent, and a conductive bonding material, namely, solder particles dispersed in the flux.
  • A solid support 23 is interposed between the printed wiring board 12 and the BGA semiconductor package 13. The BGA semiconductor package 13 is received on the top surface of the solid support 23 at the naked space 21 of the small-sized printed wiring board 14. The solid support 23 serves to lift the BGA semiconductor package 13 above the surface of the printed wiring board 12. Specifically, the solid support 23 serves to space the solder balls 19 of the BGA semiconductor package 13 from the surface of the terminal pads 17. The individual solder balls 19 are prevented from contacting the solder paste 22 on the corresponding terminal pads 17.
  • Here, the melting point of the solid support 23 is set higher than that of the solder paste 22 or the solder particles. If the solder particles are made of an eutectic solder having the melting point of 183 degrees Celsius, for example, the solid support 23 may be made of a material having the melting point of approximately 200 degrees Celsius. The solid support 23 may be made of a thermoplastic resin material such as a polyurethane-based resin, a polyester-based resin, an acrylic-based resin, rosin, a polyamide-based resin, or the like. Alternatively, the solid support 23 may be made of a material other than the aforementioned resin material.
  • The solid support 23 preferably has an adherent property on its surface, for example. The adherent property of the solid support 23 may be utilized to stick the BGA semiconductor package 13 on the printed wiring board 12. The BGA semiconductor package 13 can thus stably be positioned on the printed wiring board 12 even during transportation or displacement. The adherent property may be established based on the natural property of the material for the solid support 23 or based on an adhesive provided on the surface of the solid support 23.
  • Thereafter, a relowing process is effected. The printed wiring board 12 is inserted into a reflow oven. A high temperature atmosphere of 220 degrees Celsius is maintained in the reflow oven. As shown in FIG. 5, the solder particles in the solder paste 22 are first allowed to melt on the surface of the terminal pads 17. The organic solvent simultaneously gets vaporized. The melted solder 24 remains on the surface of the terminal pads 17. The solder balls 19 of the BGA semiconductor package 13 also gets melted. The individual solder ball 19 maintains its spherical shape based on the surface tension.
  • In this situation, the temperature of the solid support 23 does not yet reach the melting point. Specifically, the solid support 23 keeps the solder balls 19 of the BGA semiconductor package 13 spaced from the melted solder 24 on the terminal pads 17 by a predetermined space w. The surface of the melted solder 24 gets exposed to the peripheral atmosphere. The vaporized or gaseous organic solvent in the solder paste 22 is allowed to easily get out of the melted solder 24. Removal of the gas can be promoted in the melted solder 24.
  • When the printed wiring board 12 is further maintained in the reflow oven, the temperature of the solid support 23 reaches the melting temperature. The solid support 23 gets melted. Specifically, the solid support 23 gets fluidized. The solid support 23 is thus removed below the BGA semiconductor package 13. The BGA semiconductor package 13 is allowed to drop toward the printed wiring board 12 based on its own weight. As shown in FIG. 6, the solder balls 19 are thus received on the corresponding terminal pads 17. The solder ball 19 gets unified with the melted solder 24 on the terminal pad 17. In this manner, the connection terminals 16 of the melted state can be established. When the gravity acting from the small-sized printed wiring board 14 to the connection terminals 16 is balanced with the overall surface tension of the connection terminals 16, the small-sized printed wiring board 14 stops falling or dropping.
  • The fluid of the solid support 23 spreads over the surface to the printed wiring board 12 between the connection terminals 16. The fluid fills the space defined between the printed wiring board 12 and the small-sized printed wiring board 14. The fluid remain within the space between the printed wiring board 12 and the small-sized printed wiring board 14 based on its own surface tension.
  • Thereafter, the printed wiring board 12 is taken out of the reflow oven. The printed wiring board 12 is subjected to a cooling treatment in the normal atmosphere or at a room temperature. The fluid gets solidified so as to provide the underfill 18 between the printed wiring board 12 and the small-sized printed wiring board 14. The connection terminals 16 subsequently get solidified. Electric connection can thus be obtained between the printed wiring board 12 and the small-sized printed wiring board 14. The mounting of the BGA semiconductor package 13 has been completed.
  • In particular, in the case where the BGA semiconductor packages 13 are to be mounted on the single printed wiring board 12, the printed wiring board 12 needs be exposed only once to the high temperature atmosphere in the aforementioned method. The BGA semiconductor packages 13 are simultaneously mounted on the printed wiring board 12. The productivity can be improved as compared with the case where the BGA semiconductor packages 13 are separately or individually mounted on the printed wiring board 12. The production time is also shortened. Moreover, a group of the printed wiring boards 12 may simultaneously be subjected to the high temperature atmosphere in the aforementioned method. The productivity can be improved as compared with the case where the mounting of the BGA semiconductor packages 13 is separately or individually effected on the individual printed wiring boards 12. The production time is still further shortened.
  • As shown in FIG. 7, when the aforementioned method is to be realized, an electronic component unit 26 may be prepared. The electronic component unit 26 includes the BGA semiconductor package 13 and the solid support 23. The solid support 23 is previously attached to the small-sized printed wiring board 14 at the naked space 21. In this case, the solid support 23 should have the height H larger than the height h of the terminal conductors or solder balls 19 on the back surface of the small-sized printed wiring board 14. When the electronic component unit 26 of this type is placed on the printed wiring board 12, the solid support 23 can be interposed between the printed wiring board 12 and the small-sized printed wiring board 14 so as to space the solder balls 19 of the BGA semiconductor package 13 from the corresponding terminal pads 17 on the printed wiring board 12, as is apparent from reference to FIG. 4, for example.
  • The volume of the solid support 23 may be determined as follows:
  • [Expression 1]
    As·H≧=Ac·g−Vt·n  (1)
    Here, the constant As represents the area of the bottom of the solid support 23. The constant Ac represents the area of the back surface of the small-sized printed wiring board 14. The constant g represents the space between the front surface of the printed wiring board 12 and the back surface of the small-sized printed wiring board 14 in the final electronic circuit board 11. The constant Vt represents the volume of the single solder ball 19. The constant n represents the number of the solder balls 19 interposed between the printed wiring board 12 and the small-sized printed wiring board 14. The space g may be set at approximately 60% of the height h of the solder balls 19, for example. The setting in this manner enables establishment of the underfill 18 based on the solid support 23 without any supplement of materials. It should be noted that the volume of the solid support 23 may be set smaller than the volume of the underfill 18.
  • In addition, the height H of the solid support 23 should be set as follows:
  • [Expression 2]
    H>h+t+p  (2)
    Here, the constant t represents the height of the solder paste on the surface of the terminal pad 17. The constant p represents the thickness of the terminal pad 17 superposed on the surface of the printed wiring board 12. The height t of the solder paste 22 may be determined as follows:
    [Expression 3] t = 3 Vm π + ( 3 Vm π ) 2 + r 6 3 + 3 Vm π - ( 3 Vm π ) 2 + r 6 3 ( 3 )
    Here, the constant Vm represents the volume of the melted solder 24 existing on the terminal pad 17. The constant r represents the radius of the terminal pad 17. The volume Vm of the melted solder 24 may be determined as follows:
    [Expression 4]
    Vm=Vp·m  (4)
    Here, the constant Vp represents the volume of the solder paste 22 when printed. The constant m represents the content of the solder particles in the solder paste in the form of ratio in volume. The content m may be set at approximately 0.5, for example. The volume Vp of the solder paste 22 may be determined as follows:
    [Expression 5] Vp = D 2 π 4 · tm · k ( 5 )
    Here, the constant tm represents the thickness of a mask employed to print the solder paste 22. The constant D represents the diameter of the opening defined in the mask at a position corresponding to the terminal pad 17. The constant k represents the rate or percentage of filling of the solder paste 22 within the opening. The rate k of filling may be set approximately in a range between 60% and 80%, for example. In general, the height t of the solder paste 22 gets smaller than the thickness m of the mask. It should be noted that the height t of the solder paste 22 may be replaced with the thickness tm of the mask in the aforementioned [Expression 2].
  • The aforementioned method may be employed to mount a BGA semiconductor package 13 a of a full matrix type. The solder balls 19 of the full matrix are arranged on the back surface of the small-sized printed wiring board in the full matrix BGA semiconductor package 13 a. In order to realize the mounting of the full matrix BGA semiconductor package 13 a on the printed wiring board 12, the solid support 23 may be provided in the form of a stud, as shown in FIG. 8, for example. The solid support 23 may be located on the individual corners of the small-sized printed wiring board 14.
  • The solder particles in the solder paste 22 is allowed to melt on the terminal pads 17 prior to melting of the solid supports 23. The organic solvent simultaneously gets vaporized. The melted solder is allowed to get exposed to the peripheral atmosphere over a larger area. Accordingly, the vaporized or gaseous organic solvent in the solder paste 22 is allowed to easily get out of the melted solder. Removal of the gas can be promoted in the melted solder. After solidification of the connection terminals 16, a thermosetting resin material underfill may be injected within the space between the printed wiring board 12 and the small-sized printed wiring board 14.
  • Otherwise, the aforementioned method may be employed to mount a quad flat package (QFP) 13 b. As shown in FIG. 9, the terminal conductors or terminal leads 28 extend outward from the side surfaces of a package body 27 in the QFP 13 b. The individual terminal leads 28 are received on the corresponding terminal pads 17 on the printed wiring board 12. As is apparent from FIG. 9, the solid support 23 may be employed to mount the QFP 13 b on the printed wiring board 12 in the aforementioned manner. The solid support 23 may be located at the central area of the package body 27.
  • The solder particles in the solder paste 22 is allowed to melt on the terminal pads 17 prior to melting of the solid support 23. The organic solvent simultaneously gets vaporized. The melted solder is allowed to get exposed to the peripheral atmosphere over a larger area. Accordingly, the vaporized or gaseous organic solvent in the solder paste 22 is allowed to easily get out of the melted solder. Removal of the gas can be promoted in the melted solder.
  • The solid support 23 may be made of a thermoplastic resin material having a high heat conductivity. The thermoplastic resin of this type may comprise alumina (Al2O3) particles dispersed in a resin material. Employment of the thermoplastic resin material having a high heat conductivity leads to a promoted radiation of heat from the BGA semiconductor package 13, the full matrix BGA semiconductor package 13 a, and the QFP 13 b. As long as the solid support 23 after melting and solidification is prevented from contacting the connection terminals 16 and the terminal leads 28, the solid support 23 may have a property of electrically conductivity.
  • It should be noted that any types of terminal conductors, other than the aforementioned solder balls 19, may be employed in the BGA semiconductor package 13 and the full matrix BGA semiconductor package 13 a.

Claims (7)

1-13. (canceled)
14. An electronic circuit board comprising:
a substrate;
an electronic component mounted on a surface of the substrate and having a terminal conductor received on a terminal pad on the substrate; and
a thermoplastic resin material interposed between the substrate and the electronic component.
15. The electronic circuit board according to claim 14, wherein said thermoplastic resin material has a higher heat conductivity.
16. An electronic component unit comprising:
a terminal conductor of a predetermined height standing on a surface opposed to a substrate; and
a solid support standing on the surface, said solid support having a height larger than the predetermined height.
17. The electronic component unit according to claim 16, wherein said solid support is made of a thermoplastic resin material.
18. The electronic component unit according to claim 16, wherein said solid support has an adherent property on its surface.
19. The electronic component unit according to claim 16, wherein said thermoplastic resin material has a higher heat conductivity.
US11/066,153 2001-09-19 2005-02-28 Method of mounting electronic component on substrate without generation of voids in bonding material Abandoned US20050139389A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/066,153 US20050139389A1 (en) 2001-09-19 2005-02-28 Method of mounting electronic component on substrate without generation of voids in bonding material

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2001284886A JP4417596B2 (en) 2001-09-19 2001-09-19 Electronic component mounting method
JP2001-284886 2001-09-19
US10/073,106 US7159309B2 (en) 2001-09-19 2002-02-12 Method of mounting electronic component on substrate without generation of voids in bonding material
US11/066,153 US20050139389A1 (en) 2001-09-19 2005-02-28 Method of mounting electronic component on substrate without generation of voids in bonding material

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/073,106 Division US7159309B2 (en) 2001-09-19 2002-02-12 Method of mounting electronic component on substrate without generation of voids in bonding material

Publications (1)

Publication Number Publication Date
US20050139389A1 true US20050139389A1 (en) 2005-06-30

Family

ID=19108132

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/073,106 Expired - Lifetime US7159309B2 (en) 2001-09-19 2002-02-12 Method of mounting electronic component on substrate without generation of voids in bonding material
US11/066,153 Abandoned US20050139389A1 (en) 2001-09-19 2005-02-28 Method of mounting electronic component on substrate without generation of voids in bonding material

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/073,106 Expired - Lifetime US7159309B2 (en) 2001-09-19 2002-02-12 Method of mounting electronic component on substrate without generation of voids in bonding material

Country Status (3)

Country Link
US (2) US7159309B2 (en)
JP (1) JP4417596B2 (en)
KR (1) KR100503937B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030092326A1 (en) * 2000-06-16 2003-05-15 Hidenobu Nishikawa Electronic parts packaging method and electronic parts package
US20040150967A1 (en) * 2003-01-31 2004-08-05 Janice Danvir Underfill film for printed wiring assemblies
US20120085575A1 (en) * 2010-10-08 2012-04-12 Nobuhiro Yamamoto Electronic Apparatus Manufacturing Method, Electronic Component, and Electronic Apparatus
US10276538B2 (en) * 2016-08-01 2019-04-30 Samsung Display Co., Ltd. Electronic device having an under-fill element, a mounting method of the same, and a method of manufacturing a display apparatus having the electronic device

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7005742B2 (en) * 2004-02-05 2006-02-28 Texas Instruments Incorporated Socket grid array
JP4274013B2 (en) * 2004-03-18 2009-06-03 セイコーエプソン株式会社 Manufacturing method of substrate assembly, substrate assembly
JP4656311B2 (en) * 2005-07-11 2011-03-23 セイコーエプソン株式会社 Electronic module
JP4811927B2 (en) * 2006-03-23 2011-11-09 ローム株式会社 LED light emitting device and manufacturing method thereof
US20090250506A1 (en) * 2008-02-28 2009-10-08 General Dynamics Advanced Information Systems Apparatus and methods of attaching hybrid vlsi chips to printed wiring boards
JP2009212104A (en) * 2008-02-29 2009-09-17 Toshiba Corp Method of manufacturing printed-circuit board, printed-circuit board, and electronic apparatus with printed-circuit board thereof
JP2011216503A (en) * 2008-08-11 2011-10-27 Yamaha Motor Co Ltd Soldering method, method for manufacturing mounting substrate and soldering apparatus
US20100101845A1 (en) * 2008-10-27 2010-04-29 Arata Kishi Electronic Device and Manufacturing Method for Electronic Device
JP5700186B1 (en) * 2013-07-08 2015-04-15 ソニー株式会社 Curing condition determination method, circuit device manufacturing method, and circuit device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5718833A (en) * 1996-01-16 1998-02-17 Nok Corporation Fluorine-based magnetic fluid
US5878942A (en) * 1995-09-22 1999-03-09 International Business Machines Corporation Soldering method and soldering apparatus
US20020030268A1 (en) * 2000-06-08 2002-03-14 Noriaki Sakamoto Hybrid integrated circuit device
US20040118599A1 (en) * 2002-12-23 2004-06-24 Motorola, Inc. Selective underfill for flip chips and flip-chip assemblies
US20050153249A1 (en) * 2004-01-13 2005-07-14 Kabushiki Kaisha Toshiba Electronic component manufacturing apparatus, electronic component manufacturing method, and electronic component
US20050168961A1 (en) * 2004-02-02 2005-08-04 Masahiro Ono Stereoscopic electronic circuit device, and relay board and relay frame used therein
US6981317B1 (en) * 1996-12-27 2006-01-03 Matsushita Electric Industrial Co., Ltd. Method and device for mounting electronic component on circuit board

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57188833A (en) * 1981-05-18 1982-11-19 Hitachi Ltd Connecting method for material to be connected
JPH02184081A (en) * 1989-01-10 1990-07-18 Nec Corp Semiconductor integrated circuit
KR960000233B1 (en) * 1992-12-30 1996-01-03 현대전자산업주식회사 Mos-transistor and its making method
JP3233535B2 (en) * 1994-08-15 2001-11-26 株式会社東芝 Semiconductor device and manufacturing method thereof
JP2916086B2 (en) * 1994-10-28 1999-07-05 株式会社日立製作所 Electronic component mounting method
KR0172044B1 (en) * 1995-03-21 1999-02-01 김주용 Method of fabricating a semiconductor device
JP3395481B2 (en) * 1995-09-22 2003-04-14 ソニー株式会社 Solid-state imaging device and driving method thereof
KR0154306B1 (en) * 1995-10-31 1998-12-01 김광호 Method of fabricating mosfet
US6133637A (en) * 1997-01-24 2000-10-17 Rohm Co., Ltd. Semiconductor device having a plurality of semiconductor chips
US5965912A (en) * 1997-09-03 1999-10-12 Motorola, Inc. Variable capacitor and method for fabricating the same
JP3381601B2 (en) * 1998-01-26 2003-03-04 松下電器産業株式会社 How to mount electronic components with bumps

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5878942A (en) * 1995-09-22 1999-03-09 International Business Machines Corporation Soldering method and soldering apparatus
US5718833A (en) * 1996-01-16 1998-02-17 Nok Corporation Fluorine-based magnetic fluid
US6981317B1 (en) * 1996-12-27 2006-01-03 Matsushita Electric Industrial Co., Ltd. Method and device for mounting electronic component on circuit board
US20020030268A1 (en) * 2000-06-08 2002-03-14 Noriaki Sakamoto Hybrid integrated circuit device
US20040118599A1 (en) * 2002-12-23 2004-06-24 Motorola, Inc. Selective underfill for flip chips and flip-chip assemblies
US20050153249A1 (en) * 2004-01-13 2005-07-14 Kabushiki Kaisha Toshiba Electronic component manufacturing apparatus, electronic component manufacturing method, and electronic component
US20050168961A1 (en) * 2004-02-02 2005-08-04 Masahiro Ono Stereoscopic electronic circuit device, and relay board and relay frame used therein

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030092326A1 (en) * 2000-06-16 2003-05-15 Hidenobu Nishikawa Electronic parts packaging method and electronic parts package
US7355126B2 (en) * 2000-06-16 2008-04-08 Matsushita Electric Industrial Co., Ltd. Electronic parts packaging method and electronic parts package
US20040150967A1 (en) * 2003-01-31 2004-08-05 Janice Danvir Underfill film for printed wiring assemblies
US7265994B2 (en) * 2003-01-31 2007-09-04 Freescale Semiconductor, Inc. Underfill film for printed wiring assemblies
US20120085575A1 (en) * 2010-10-08 2012-04-12 Nobuhiro Yamamoto Electronic Apparatus Manufacturing Method, Electronic Component, and Electronic Apparatus
CN102448253A (en) * 2010-10-08 2012-05-09 株式会社东芝 Electronic apparatus manufacturing method, electronic component, and electronic apparatus
US10276538B2 (en) * 2016-08-01 2019-04-30 Samsung Display Co., Ltd. Electronic device having an under-fill element, a mounting method of the same, and a method of manufacturing a display apparatus having the electronic device
US10910338B2 (en) 2016-08-01 2021-02-02 Samsung Display Co., Ltd. Electronic device having an under-fill element, a mounting method of the same, and a method of manufacturing a display apparatus having the electronic device

Also Published As

Publication number Publication date
KR100503937B1 (en) 2005-07-27
US7159309B2 (en) 2007-01-09
US20030051905A1 (en) 2003-03-20
JP2003092465A (en) 2003-03-28
JP4417596B2 (en) 2010-02-17
KR20030025189A (en) 2003-03-28

Similar Documents

Publication Publication Date Title
US20050139389A1 (en) Method of mounting electronic component on substrate without generation of voids in bonding material
US7915718B2 (en) Apparatus for flip-chip packaging providing testing capability
US6127204A (en) Column grid array or ball grid array pad on via
US6020221A (en) Process for manufacturing a semiconductor device having a stiffener member
US5774341A (en) Solderless electrical interconnection including metallized hook and loop fasteners
US7531906B2 (en) Flip chip packaging using recessed interposer terminals
US6657134B2 (en) Stacked ball grid array
US20030119299A1 (en) Methods of ball grid array
US20040197955A1 (en) Methods for assembly and packaging of flip chip configured dice with interposer
EP0788159A2 (en) Microelectronic integrated circuit mounted on circuit board with solder column interconnection
US8410604B2 (en) Lead-free structures in a semiconductor device
JPH1154884A (en) Mounting structure for semiconductor device
JP2000200859A (en) Chip size semiconductor package, aggregate thereof and manufacture thereof
US5770477A (en) Flip chip-on-flip chip multi-chip module
JPH08255965A (en) Microchip module assembly
US6448110B1 (en) Method for fabricating a dual-chip package and package formed
JPH08279670A (en) Surface mount structure of electronic component
US6259155B1 (en) Polymer enhanced column grid array
US20020152610A1 (en) Electronic circuit device and method of production of the same
US6248951B1 (en) Dielectric decal for a substrate of an integrated circuit package
US20060175702A1 (en) Ball grid array package
US6098283A (en) Method for filling vias in organic, multi-layer packages
US6923882B2 (en) Compliant pre-form interconnect
KR100665288B1 (en) Fabrication method of flip chip package
KR100746365B1 (en) Method for Manufacturing substrate used to mount flip chip

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION