US20050143045A1 - LDO regulator with sleep mode - Google Patents
LDO regulator with sleep mode Download PDFInfo
- Publication number
- US20050143045A1 US20050143045A1 US11/062,031 US6203105A US2005143045A1 US 20050143045 A1 US20050143045 A1 US 20050143045A1 US 6203105 A US6203105 A US 6203105A US 2005143045 A1 US2005143045 A1 US 2005143045A1
- Authority
- US
- United States
- Prior art keywords
- amplifier
- voltage
- sleep
- sleep mode
- voltage reference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
Definitions
- This invention relates in general to communications and, more particularly, to a mobile communications device with low power consumption.
- Mobile communication devices have become a primary source of communication.
- mobile phones now account for a large percentage of the number of phones sold around the world.
- paging mode A major distinguishing factor between various mobile phones concerns battery life and, specifically, standby time. Even when a mobile phone is not involved in voice communications, its circuitry is powered to allow background communications with the base stations, known as “paging mode”. During periods of inactivity, paging mode occurs infrequently, about 10% of the time with the remainder of the time being a “deep sleep” mode in which most of the system circuitry is disabled or placed in a suspended state. In deep sleep mode, typical systems stop the high frequency clock to reduce dynamic consumption and set unused circuitry blocks in powerdown.
- the LDO (low drop-out) regulators are kept in an ON state in order to maintain context and data (some LDOs that are not used for context or data retention may be placed in an OFF state). Maintaining the analog portion in an active state can significantly drain current from the battery during standby, since the active LDOs exhibit full quiescent current consumption. Further, LDOs in an OFF state have a slow transition time to the ON state, compared to GSM requirements.
- a mobile communication device comprises digital baseband circuitry, radio frequency modulation circuitry, and power circuitry for powering said digital baseband circuitry and said radio frequency modulation circuitry.
- the power circuitry includes one or more regulators including a first voltage reference, a second voltage reference with a significantly lower current consumption than the first voltage reference, a bias current supply, a first amplifier, a second amplifier which consumes less bias current consumption than the first amplifier, and sleep logic.
- the sleep logic couples the first voltage reference to the first amplifier and the bias current supply to the first amplifier in a normal mode and couples the second voltage reference to the second amplifier and the bias current supply to the second amplifier in a sleep mode.
- the present invention provides significant advantages over the prior art. First, there is a drastic reduction of current consumption during periods in which there is no need for maximum rated current or high precision on load and line regulation. Second, the only a small addition of circuitry is necessary to implement the sleep mode in the regulators.
- FIG. 1 illustrates a schematic of a prior art LDO circuit
- FIG. 2 illustrates a schematic of an LDO with a low current consumption (sleep) state
- FIG. 3 illustrates a general block diagram of a mobile phone using the LDOs of FIG. 2 .
- FIGS. 1-3 of the drawings like numerals being used for like elements of the various drawings.
- FIG. 1 illustrates a block diagram of a prior art LDO (low dropout regulator).
- LDOs are a special type of regulator where the minimum voltage required between the input and the output (the dropout voltage) is particularly low. This allows a battery to continue to power the LDO almost until the battery voltage drops to the level of the desired output. LDOs are thus used to provide a stable voltage source for the other circuitry in the mobile communication devices, such as the processors (general purpose and digital signal processors), memory, input/output, and other peripherals.
- the processors general purpose and digital signal processors
- memory input/output
- input/output input/output
- a bandgap voltage source 12 provides a reference voltage (VREF) to the input of amplifier 16 .
- Supply voltage (VCC) is coupled to the bandgap voltage source 12 .
- a bias current source 14 provides current to amplifier 16 .
- the output of amplifier 16 is coupled to the gate of p-channel regulator pass-transistor 18 .
- Pass transistor 18 has a first source/drain coupled to node VIN and a second source/drain coupled to node VOUT.
- Two resistors 20 and 22 are series coupled between VOUT and ground to divide the voltage to a desired level. The node between the two resistors is fed back to amplifier 16 .
- a capacitor 24 (shown in FIG. 1 as a 10 ⁇ F capacitor) is coupled between VOUT and ground for output voltage stability.
- a capacitor 26 is coupled between VREF and ground for filtering.
- the control voltage produced by amplifier 16 imposes a working point to pass transistor 18 , resulting in a stable output voltage at K*VREF, where K is set by the voltage divider resistors 20 and 22 .
- Bandgap voltage source 10 is designed to output a precise VREF despite temperature, process variations, and VCC supply spread. Depending upon the expected current drive capability and voltage regulation quality, amplifier 16 can be relatively large and consume an extremely high level of current.
- LDOs 10 Mobile communications devices, such as GSM mobile phones, use several LDOs 10 to supply all the electronic devices in the phone.
- Embedded LDOs have two states: ON or OFF. In the OFF state, there is very low quiescent current consumption, but also no current drive available. In the ON state, there is full quiescent current consumption, but the maximum output rated current is available.
- IBIAS error amplifier bias current
- IBG reference voltage generator current
- IGBK error amplifier feedback divider circuit
- the various circuitry powered by the LDOs will be in an idle state up to 90% of the time.
- deep sleep When the mobile phone is in a mode referred to as “deep sleep”, there is no CPU activity and most of the mobile phone's functions are in an idle state. In this idle state, most of the current sink from the battery is not used for mobile phone activities, but is lost in the LDO's biasing current. Accordingly, the current consumption of the LDO during the idle states has a significant effect on battery life.
- FIG. 2 illustrates an embodiment of an LDO 30 that can greatly reduce the amount of current consumed during the deep sleep states.
- reference numerals from FIG. 1 are used to illustrate similar parts for a given LDO design.
- LDO 30 uses both a main bandgap voltage source 12 and a sleep bandgap voltage source 32 , both coupled to VCC.
- the main bandgap voltage is coupled to an input of error amplifier 16 through switch 34 and the sleep bandgap voltage source is coupled to an input of error amplifier 36 through switch 38 .
- Switches 34 and 38 are controlled by sleep logic 40 such that there states are complementary (as indicated by inverter 42 ): when switch 34 is closed, switch 38 is open and vice-versa.
- bias current source 14 is coupled to amplifier 16 through switch 44 and to amplifier 36 through switch 46 .
- Sleep logic controls switches 44 and 46 such that there states a complementary as well, as indicated by inverter 48 . Further, switches 34 and 44 always maintain the same state and switches 38 and 46 always maintain the same state.
- the outputs of both amplifier 16 and 36 are both coupled to the gate of pass transistor 18 .
- the divided voltage node between resistors 20 and 22 is coupled to the inputs of both amplifiers 16 and 36 .
- Sleep logic 40 is also coupled to main bandgap voltage source 12 to either enable or disable its operation.
- the sleep bandgap voltage source 32 is a simple design without temperature or process compensation to consume less than 5 ⁇ A, wherein the main bandgap voltage source 12 of the type typically used in a precision LDO application consumes about 100 ⁇ A due to a more complex design. The important factor is that the sleep bandgap voltage source consumes significantly less current during operation.
- the sleep error amplifier 36 is significantly smaller than the main error amplifier 16 .
- the smaller amplifier 36 is less precise than the larger amplifier 16 , but also consumes less bias current.
- the smaller amplifier 36 need only provide sufficient current to power the digital and RF circuitry during deep sleep state, i.e., the leakage current for the processors, DSPs and memories.
- Amplifier 36 also maintains the voltage on the VOUT output across capacitor 24 .
- the main bandgap voltage source 12 is coupled to the main error amplifier 16 through switch 34 and the bias current source 14 is coupled to the amplifier 16 through switch 44 . Accordingly, sleep bandgap voltage source 32 is de-coupled from error amplifier 36 and bias current source 14 is decoupled from error amplifier 36 .
- the operation of this circuit during normal and paging mode is almost the same as that shown in FIG. 1 .
- bandgap voltage source 12 is de-coupled to the main error amplifier 16 by switch 34 and the bias current source 14 is de-coupled to the amplifier 16 by switch 44 .
- Sleep bandgap voltage source 32 is coupled to error amplifier 36 by switch 38 and bias current source 14 is coupled to error amplifier 36 by switch 46 .
- the sleep error amplifier 36 drives the pass-transistor 18 instead of main amplifier 16 .
- the sleep bandgap voltage source 32 sets the reference voltage VREF and main bandgap voltage source 12 is disabled to eliminate its current consumption. Since both the sleep bandgap voltage source 32 and the sleep error amplifier 16 consume significantly less current than their normal/paging mode counterparts, the current consumed by each LDO in deep sleep mode is greatly reduced. Since there may be several LDOs used to supply voltage to other circuits in the system, the overall current consumption during deep sleep mode can be significant.
- Capacitor 24 remains charged by the sleep error amplifier 36 during deep sleep mode and capacitor 26 remains charged by the sleep bandgap reference 32 . Therefore, transitions from deep sleep mode to a full ON state are fast relative to a typical LDO in an OFF state, because of the charged states of capacitors 24 and 26 .
- the LDO 30 provides significant advantage over the prior art. As discussed above, there is a drastic reduction of LDO current consumption during periods in which there is no need for maximum rated current or high precision on load and line regulation. Second, the only additional circuitry necessary to implement the circuit of FIG. 2 relative to the circuit of FIG. 1 is the small amplifier 36 and the sleep bandgap 32 . These circuits have a relatively small impact, since larger parts, the resistors 20 and 22 and the pass transistor 18 are shared between the normal operation and sleep components. Third, the LDO 30 combines low current consumption in sleep mode with fast transition to active mode. This makes the LDO adaptable to many applications with consumption and real-time constraints, such as mobile applications and specifically GSM applications.
- FIG. 3 illustrates a generalized block diagram showing the LDOs 30 used in a mobile phone application.
- the mobile phone 50 includes an analog baseband chip 52 , a digital baseband chip 54 and an RF chip 56 .
- the RF chip 56 includes the modulation and demodulation circuitry and the GSM interface (for a GSM device).
- the digital baseband chip includes one or more multipurpose processors 58 , one or more DSPs 60 , a memory interface 62 , GSM peripherals 64 and general-purpose peripherals 66 .
- the analog baseband chip 52 includes a power management and LDO circuitry 69 , including a plurality of LDOs 30 powered by battery 70 and sleep logic 40 (see FIG. 2 ).
- the analog baseband chip 52 further includes a GSM interface 72 coupled to the GSM peripherals 64 , a general purpose interface 74 coupled to the general purpose peripherals 66 , and audio interface 76 coupled to the DSP 60 , a baseband codec 78 coupled to the RF chip 56 , and RF auxiliary circuit 79 coupled to the RF chip 56 , and audio circuit 80 coupled to the ear speaker and microphone, and an auxiliary circuit 82 coupled to other external devices, such as LEDs.
- GSM interface 72 coupled to the GSM peripherals 64
- a general purpose interface 74 coupled to the general purpose peripherals 66
- audio interface 76 coupled to the DSP 60
- baseband codec 78 coupled to the RF chip 56
- RF auxiliary circuit 79 coupled to the RF chip 56
- audio circuit 80 coupled to the ear speaker and microphone
- an auxiliary circuit 82 coupled to other external devices, such as LEDs.
- While the mobile communication device 50 is shown as three distinct chips in FIG. 3 , improved fabrication techniques may allow functions of the various chips to be integrated in a single chip.
Abstract
A mobile communications device (50) includes a plurality of LDOs (30) for supplying a stable voltage to various circuits on the device. In a normal mode, the LDO's main bandgap voltage source (12) supplies a voltage to a main amplifier (16). During deep sleep mode, sleep logic (40) places the LDOs in a sleeping state, where a low current sleep bandgap voltage source (32) supplies a voltage to a smaller, sleep amplifier (36), which maintains a charge on capacitors (24, 26) for a fast transitions to a full ON state.
Description
- Not Applicable
- Not Applicable
- 1. Technical Field
- This invention relates in general to communications and, more particularly, to a mobile communications device with low power consumption.
- 2. Description of the Related Art
- Mobile communication devices have become a primary source of communication. In particular, mobile phones now account for a large percentage of the number of phones sold around the world.
- A major distinguishing factor between various mobile phones concerns battery life and, specifically, standby time. Even when a mobile phone is not involved in voice communications, its circuitry is powered to allow background communications with the base stations, known as “paging mode”. During periods of inactivity, paging mode occurs infrequently, about 10% of the time with the remainder of the time being a “deep sleep” mode in which most of the system circuitry is disabled or placed in a suspended state. In deep sleep mode, typical systems stop the high frequency clock to reduce dynamic consumption and set unused circuitry blocks in powerdown.
- While deep sleep mode reduces power consumption, the analog portion of a mobile device remains in an active state in order to support the digital and RF (radio frequency) portions when paging mode occurs. Specifically, the LDO (low drop-out) regulators are kept in an ON state in order to maintain context and data (some LDOs that are not used for context or data retention may be placed in an OFF state). Maintaining the analog portion in an active state can significantly drain current from the battery during standby, since the active LDOs exhibit full quiescent current consumption. Further, LDOs in an OFF state have a slow transition time to the ON state, compared to GSM requirements.
- Accordingly, a need has arisen for a method and apparatus to reduce power consumption during standby time.
- In the present invention, a mobile communication device comprises digital baseband circuitry, radio frequency modulation circuitry, and power circuitry for powering said digital baseband circuitry and said radio frequency modulation circuitry. The power circuitry includes one or more regulators including a first voltage reference, a second voltage reference with a significantly lower current consumption than the first voltage reference, a bias current supply, a first amplifier, a second amplifier which consumes less bias current consumption than the first amplifier, and sleep logic. The sleep logic couples the first voltage reference to the first amplifier and the bias current supply to the first amplifier in a normal mode and couples the second voltage reference to the second amplifier and the bias current supply to the second amplifier in a sleep mode.
- The present invention provides significant advantages over the prior art. First, there is a drastic reduction of current consumption during periods in which there is no need for maximum rated current or high precision on load and line regulation. Second, the only a small addition of circuitry is necessary to implement the sleep mode in the regulators.
- For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 illustrates a schematic of a prior art LDO circuit; -
FIG. 2 illustrates a schematic of an LDO with a low current consumption (sleep) state; -
FIG. 3 illustrates a general block diagram of a mobile phone using the LDOs ofFIG. 2 . - The present invention is best understood in relation to
FIGS. 1-3 of the drawings, like numerals being used for like elements of the various drawings. -
FIG. 1 illustrates a block diagram of a prior art LDO (low dropout regulator). LDOs are a special type of regulator where the minimum voltage required between the input and the output (the dropout voltage) is particularly low. This allows a battery to continue to power the LDO almost until the battery voltage drops to the level of the desired output. LDOs are thus used to provide a stable voltage source for the other circuitry in the mobile communication devices, such as the processors (general purpose and digital signal processors), memory, input/output, and other peripherals. - In the
LDO 10 ofFIG. 1 , abandgap voltage source 12 provides a reference voltage (VREF) to the input ofamplifier 16. Supply voltage (VCC) is coupled to thebandgap voltage source 12. A biascurrent source 14 provides current to amplifier 16. The output ofamplifier 16 is coupled to the gate of p-channel regulator pass-transistor 18.Pass transistor 18 has a first source/drain coupled to node VIN and a second source/drain coupled to node VOUT. Tworesistors amplifier 16. A capacitor 24 (shown inFIG. 1 as a 10 μF capacitor) is coupled between VOUT and ground for output voltage stability. Acapacitor 26 is coupled between VREF and ground for filtering. - In steady-state operation, the control voltage produced by
amplifier 16 imposes a working point to passtransistor 18, resulting in a stable output voltage at K*VREF, where K is set by thevoltage divider resistors Bandgap voltage source 10 is designed to output a precise VREF despite temperature, process variations, and VCC supply spread. Depending upon the expected current drive capability and voltage regulation quality,amplifier 16 can be relatively large and consume an extremely high level of current. - Mobile communications devices, such as GSM mobile phones, use several LDOs 10 to supply all the electronic devices in the phone. Embedded LDOs have two states: ON or OFF. In the OFF state, there is very low quiescent current consumption, but also no current drive available. In the ON state, there is full quiescent current consumption, but the maximum output rated current is available.
- When an LDO is in an ON state, there is considerable current consumption, even though minimal current is being provided to the other circuitry that is in an idle state. One major contributor of LDO current consumption is the error amplifier bias current (IBIAS). A second contributor to current consumption is the reference voltage generator current (IBG). A third contributor of current consumption is the leakage on the error amplifier feedback divider circuit (IFBK). The magnitudes of these currents are dependent upon the maximum rated current of the LDO and on the required LDO line and load regulation.
- In a mobile phone, the various circuitry powered by the LDOs will be in an idle state up to 90% of the time. When the mobile phone is in a mode referred to as “deep sleep”, there is no CPU activity and most of the mobile phone's functions are in an idle state. In this idle state, most of the current sink from the battery is not used for mobile phone activities, but is lost in the LDO's biasing current. Accordingly, the current consumption of the LDO during the idle states has a significant effect on battery life.
-
FIG. 2 illustrates an embodiment of an LDO 30 that can greatly reduce the amount of current consumed during the deep sleep states. For purposes of illustration, reference numerals fromFIG. 1 are used to illustrate similar parts for a given LDO design. -
LDO 30 uses both a mainbandgap voltage source 12 and a sleepbandgap voltage source 32, both coupled to VCC. The main bandgap voltage is coupled to an input oferror amplifier 16 throughswitch 34 and the sleep bandgap voltage source is coupled to an input oferror amplifier 36 throughswitch 38.Switches sleep logic 40 such that there states are complementary (as indicated by inverter 42): whenswitch 34 is closed,switch 38 is open and vice-versa. - Similarly, bias
current source 14 is coupled toamplifier 16 throughswitch 44 and to amplifier 36 throughswitch 46. Sleep logic controls switches 44 and 46 such that there states a complementary as well, as indicated byinverter 48. Further, switches 34 and 44 always maintain the same state and switches 38 and 46 always maintain the same state. - The outputs of both
amplifier pass transistor 18. The divided voltage node betweenresistors amplifiers Sleep logic 40 is also coupled to mainbandgap voltage source 12 to either enable or disable its operation. - The sleep
bandgap voltage source 32 is a simple design without temperature or process compensation to consume less than 5 μA, wherein the mainbandgap voltage source 12 of the type typically used in a precision LDO application consumes about 100 μA due to a more complex design. The important factor is that the sleep bandgap voltage source consumes significantly less current during operation. - Further, the
sleep error amplifier 36 is significantly smaller than themain error amplifier 16. Thesmaller amplifier 36 is less precise than thelarger amplifier 16, but also consumes less bias current. Thesmaller amplifier 36 need only provide sufficient current to power the digital and RF circuitry during deep sleep state, i.e., the leakage current for the processors, DSPs and memories.Amplifier 36 also maintains the voltage on the VOUT output acrosscapacitor 24. - In operation, during normal operation and paging mode, the main
bandgap voltage source 12 is coupled to themain error amplifier 16 throughswitch 34 and the biascurrent source 14 is coupled to theamplifier 16 throughswitch 44. Accordingly, sleepbandgap voltage source 32 is de-coupled fromerror amplifier 36 and biascurrent source 14 is decoupled fromerror amplifier 36. The operation of this circuit during normal and paging mode is almost the same as that shown inFIG. 1 . - In deep sleep mode, however,
bandgap voltage source 12 is de-coupled to themain error amplifier 16 byswitch 34 and the biascurrent source 14 is de-coupled to theamplifier 16 byswitch 44. Sleepbandgap voltage source 32 is coupled toerror amplifier 36 byswitch 38 and biascurrent source 14 is coupled toerror amplifier 36 byswitch 46. - In deep sleep mode, therefore, the
sleep error amplifier 36 drives the pass-transistor 18 instead ofmain amplifier 16. Further the sleepbandgap voltage source 32 sets the reference voltage VREF and mainbandgap voltage source 12 is disabled to eliminate its current consumption. Since both the sleepbandgap voltage source 32 and thesleep error amplifier 16 consume significantly less current than their normal/paging mode counterparts, the current consumed by each LDO in deep sleep mode is greatly reduced. Since there may be several LDOs used to supply voltage to other circuits in the system, the overall current consumption during deep sleep mode can be significant. -
Capacitor 24 remains charged by thesleep error amplifier 36 during deep sleep mode andcapacitor 26 remains charged by thesleep bandgap reference 32. Therefore, transitions from deep sleep mode to a full ON state are fast relative to a typical LDO in an OFF state, because of the charged states ofcapacitors - Accordingly, the
LDO 30 provides significant advantage over the prior art. As discussed above, there is a drastic reduction of LDO current consumption during periods in which there is no need for maximum rated current or high precision on load and line regulation. Second, the only additional circuitry necessary to implement the circuit ofFIG. 2 relative to the circuit ofFIG. 1 is thesmall amplifier 36 and thesleep bandgap 32. These circuits have a relatively small impact, since larger parts, theresistors pass transistor 18 are shared between the normal operation and sleep components. Third, theLDO 30 combines low current consumption in sleep mode with fast transition to active mode. This makes the LDO adaptable to many applications with consumption and real-time constraints, such as mobile applications and specifically GSM applications. -
FIG. 3 illustrates a generalized block diagram showing the LDOs 30 used in a mobile phone application. Themobile phone 50 includes ananalog baseband chip 52, adigital baseband chip 54 and anRF chip 56. TheRF chip 56 includes the modulation and demodulation circuitry and the GSM interface (for a GSM device). The digital baseband chip includes one or moremultipurpose processors 58, one or more DSPs 60, amemory interface 62,GSM peripherals 64 and general-purpose peripherals 66. Theanalog baseband chip 52 includes a power management andLDO circuitry 69, including a plurality ofLDOs 30 powered bybattery 70 and sleep logic 40 (seeFIG. 2 ).Sleep logic 40 places the LDOs in the sleep state in response to control signals from the digital section that the circuitry is entering a deep sleep mode and returns the LDOs to a normal, active state in response to control signals from the digital section indicating that an active state is being entered. Theanalog baseband chip 52, further includes aGSM interface 72 coupled to theGSM peripherals 64, ageneral purpose interface 74 coupled to thegeneral purpose peripherals 66, andaudio interface 76 coupled to theDSP 60, abaseband codec 78 coupled to theRF chip 56, and RFauxiliary circuit 79 coupled to theRF chip 56, andaudio circuit 80 coupled to the ear speaker and microphone, and anauxiliary circuit 82 coupled to other external devices, such as LEDs. - While the
mobile communication device 50 is shown as three distinct chips inFIG. 3 , improved fabrication techniques may allow functions of the various chips to be integrated in a single chip. - Although the Detailed Description of the invention has been directed to certain exemplary embodiments, various modifications of these embodiments, as well as alternative embodiments, will be suggested to those skilled in the art. The invention encompasses any modifications or alternative embodiments that fall within the scope of the claims.
Claims (13)
1-7. (canceled)
8. A regulator comprising:
a first voltage reference;
a second voltage reference with a significantly lower current consumption than said first voltage reference;
a bias current supply;
a first amplifier;
a second amplifier which consumes less bias current than said first amplifier; and
sleep logic for:
coupling said first voltage reference to said first amplifier and said bias current supply to said first amplifier in a normal mode; and
coupling said second voltage reference to said second amplifier and said bias current supply to said second amplifier in a sleep mode.
9. The regulator of claim 8 wherein said sleep logic decouples said first voltage reference from said first amplifier in said sleep mode.
10. The regulator of claim 8 wherein said sleep logic decouples said bias current source from said first amplifier in said sleep mode.
11. The regulator of claim 8 wherein said first and second voltage references are bandgap voltage references.
12. The regulator of claim 8 wherein said regulator further includes an output voltage capacitor charged by said first amplifier in normal mode and by said second amplifier in sleep mode.
13. The regulator of claim 8 wherein said regulator further includes an filtering capacitor charged by said first voltage reference in normal mode and by said second voltage reference in sleep mode.
14. A method of generating an output voltage in a regulator, comprising the steps of:
receiving a control signal indicating a normal mode or a sleep mode;
in normal mode, coupling a first voltage from a first voltage reference to a first amplifier and coupling a bias current to a first amplifier in a normal mode; and
in sleep mode, coupling a second voltage from a second voltage reference with a significantly lower current consumption than said first voltage reference to a second amplifier which consumes less bias current than said first amplifier and said bias current supply to said second amplifier in a sleep mode.
15. The method of claim 14 and further comprising the step of decoupling said first voltage reference from said first amplifier in sleep mode.
16. The method of claim 14 and further comprising the step of decoupling said bias current source from said first amplifier in sleep mode.
17. The method of claim 14 wherein said first and second voltage references are bandgap voltage references.
18. The method of claim 14 and further comprising the step of charging an output voltage capacitor with said first amplifier in normal mode and by said second amplifier in sleep mode.
19. The method of claim 14 and further comprising the step of charging a filtering capacitor by said first voltage reference in normal mode and by said second voltage reference in sleep mode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/062,031 US20050143045A1 (en) | 2002-05-10 | 2005-02-18 | LDO regulator with sleep mode |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02076853A EP1361664B1 (en) | 2002-05-10 | 2002-05-10 | LDO regulator with sleep mode |
EP02076853.7 | 2002-05-10 | ||
US10/225,748 US6973337B2 (en) | 2002-05-10 | 2002-08-22 | Apparatus for the mobile communication device in low power consumption using LDO regulator with sleep mode |
US11/062,031 US20050143045A1 (en) | 2002-05-10 | 2005-02-18 | LDO regulator with sleep mode |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/225,748 Division US6973337B2 (en) | 2002-05-10 | 2002-08-22 | Apparatus for the mobile communication device in low power consumption using LDO regulator with sleep mode |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050143045A1 true US20050143045A1 (en) | 2005-06-30 |
Family
ID=29225708
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/225,748 Expired - Lifetime US6973337B2 (en) | 2002-05-10 | 2002-08-22 | Apparatus for the mobile communication device in low power consumption using LDO regulator with sleep mode |
US11/062,031 Abandoned US20050143045A1 (en) | 2002-05-10 | 2005-02-18 | LDO regulator with sleep mode |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/225,748 Expired - Lifetime US6973337B2 (en) | 2002-05-10 | 2002-08-22 | Apparatus for the mobile communication device in low power consumption using LDO regulator with sleep mode |
Country Status (3)
Country | Link |
---|---|
US (2) | US6973337B2 (en) |
EP (1) | EP1361664B1 (en) |
DE (1) | DE60228051D1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070032215A1 (en) * | 2005-08-03 | 2007-02-08 | Yasuo Oba | Circuit current generation apparatus and method thereof, and singal processing apparatus |
US20100171732A1 (en) * | 2009-01-08 | 2010-07-08 | Nec Electronics Corporation | Reference voltage generator |
US20110051639A1 (en) * | 2009-08-25 | 2011-03-03 | Texas Instruments Incorporated | Dynamic low power radio modes |
US20130293209A1 (en) * | 2012-05-04 | 2013-11-07 | Macronix International Co., Ltd. | Voltage Regulator and Voltage Regulation Method |
US10401888B2 (en) | 2015-06-18 | 2019-09-03 | Tdk Corporation | Low-dropout voltage regulator apparatus |
US20210034089A1 (en) * | 2015-09-04 | 2021-02-04 | Texas Instruments Incorporated | Voltage regulator wake-up |
CN112889210A (en) * | 2018-11-02 | 2021-06-01 | 德州仪器公司 | Dual-power low-side door driver |
CN113359918A (en) * | 2021-06-01 | 2021-09-07 | 深圳市时代速信科技有限公司 | LDO circuit capable of outputting low noise and high PSRR |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7992088B2 (en) * | 2002-03-12 | 2011-08-02 | International Business Machines Corporation | Method and system for copy and paste technology for stylesheet editing |
DE60228051D1 (en) | 2002-05-10 | 2008-09-18 | Texas Instruments Inc | LDO controller with sleep mode |
KR20040006786A (en) * | 2002-07-15 | 2004-01-24 | 삼성전자주식회사 | Network connecting system for computer and method of controlling the same |
US7184799B1 (en) * | 2003-05-14 | 2007-02-27 | Marvell International Ltd. | Method and apparatus for reducing wake up time of a powered down device |
GB0324292D0 (en) * | 2003-10-17 | 2003-11-19 | Huggins Mark | Embedded power supplies particularly for large scale integrated circuits |
DE102004041920B4 (en) * | 2004-08-30 | 2012-12-06 | Infineon Technologies Ag | Power supply circuit and method for starting up a circuit arrangement |
US20060063555A1 (en) * | 2004-09-23 | 2006-03-23 | Matthew Robbins | Device, system and method of pre-defined power regulation scheme |
US7253594B2 (en) * | 2005-01-19 | 2007-08-07 | Texas Instruments Incorporated | Reducing power/area requirements to support sleep mode operation when regulators are turned off |
KR100706239B1 (en) * | 2005-01-28 | 2007-04-11 | 삼성전자주식회사 | Voltage regulator capable of decreasing power consumption at standby mode |
TWI298829B (en) * | 2005-06-17 | 2008-07-11 | Ite Tech Inc | Bandgap reference circuit |
US7557550B2 (en) | 2005-06-30 | 2009-07-07 | Silicon Laboratories Inc. | Supply regulator using an output voltage and a stored energy source to generate a reference signal |
KR100736748B1 (en) * | 2005-09-14 | 2007-07-09 | 삼성전자주식회사 | Computer and control method thereof |
TW200744284A (en) * | 2006-05-24 | 2007-12-01 | Asustek Comp Inc | Voltage regulating circuit with over-current protection |
FI20065457A0 (en) * | 2006-06-30 | 2006-06-30 | Nokia Corp | Power amplifier switching power supply control |
US7716504B2 (en) * | 2006-07-13 | 2010-05-11 | Dell Products L.P. | System for retaining power management settings across sleep states |
KR100849326B1 (en) * | 2006-11-21 | 2008-07-29 | 삼성전자주식회사 | Device for controlling power consumption in a pda phone |
US8026703B1 (en) * | 2006-12-08 | 2011-09-27 | Cypress Semiconductor Corporation | Voltage regulator and method having reduced wakeup-time and increased power efficiency |
US8072196B1 (en) | 2008-01-15 | 2011-12-06 | National Semiconductor Corporation | System and method for providing a dynamically configured low drop out regulator with zero quiescent current and fast transient response |
US8258942B1 (en) | 2008-01-24 | 2012-09-04 | Cellular Tracking Technologies, LLC | Lightweight portable tracking device |
US7777471B2 (en) * | 2008-09-30 | 2010-08-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Automated sleep sequence |
KR100996186B1 (en) * | 2008-11-06 | 2010-11-24 | 주식회사 하이닉스반도체 | Internal voltage generator |
US8199051B2 (en) * | 2009-12-18 | 2012-06-12 | Trueposition, Inc. | Satellite positioning receiver and proxy location system |
AU2011295631B2 (en) * | 2010-09-03 | 2015-04-02 | Hendon Semiconductors Pty Ltd | AC-DC converter with adaptive current supply minimising power consumption |
JP5792477B2 (en) | 2011-02-08 | 2015-10-14 | アルプス電気株式会社 | Constant voltage circuit |
US9817415B2 (en) * | 2015-07-15 | 2017-11-14 | Qualcomm Incorporated | Wide voltage range low drop-out regulators |
TWI570534B (en) * | 2015-11-18 | 2017-02-11 | 世界先進積體電路股份有限公司 | Low dropout regulators |
US9733655B2 (en) | 2016-01-07 | 2017-08-15 | Vanguard International Semiconductor Corporation | Low dropout regulators with fast response speed for mode switching |
US10838446B2 (en) * | 2016-02-29 | 2020-11-17 | Skyworks Solutions, Inc. | Low leakage current switch controller |
GB2557276A (en) * | 2016-12-02 | 2018-06-20 | Nordic Semiconductor Asa | Voltage regulators |
CN106886241A (en) * | 2017-03-29 | 2017-06-23 | 北京松果电子有限公司 | Low pressure difference linear voltage regulator and its Working mode switching method |
KR102428555B1 (en) * | 2020-06-16 | 2022-08-04 | 어보브반도체 주식회사 | Dc-dc converting apparatus for fast wake-up in electronic device and operation method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6031362A (en) * | 1999-05-13 | 2000-02-29 | Bradley; Larry D. | Method and apparatus for feedback control of switch mode power supply output to linear regulators |
US6097225A (en) * | 1998-07-14 | 2000-08-01 | National Semiconductor Corporation | Mixed signal circuit with analog circuits producing valid reference signals |
US6236194B1 (en) * | 1999-08-06 | 2001-05-22 | Ricoh Company, Ltd. | Constant voltage power supply with normal and standby modes |
US7191351B2 (en) * | 2001-09-12 | 2007-03-13 | Rockwell Automation Technologies, Inc. | Method and network for providing backup power to networked devices |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI942753A (en) * | 1994-06-10 | 1995-12-11 | Nokia Mobile Phones Ltd | A method for reducing the power consumption of an electronic device comprising a voltage regulator |
US6223194B1 (en) * | 1997-06-11 | 2001-04-24 | Nec Corporation | Adaptive filter, step size control method thereof, and record medium therefor |
FI117772B (en) * | 2000-03-17 | 2007-02-15 | Nokia Corp | Method and apparatus for reducing the voltage across a voltage type voltage regulator |
US6677735B2 (en) * | 2001-12-18 | 2004-01-13 | Texas Instruments Incorporated | Low drop-out voltage regulator having split power device |
US6806690B2 (en) * | 2001-12-18 | 2004-10-19 | Texas Instruments Incorporated | Ultra-low quiescent current low dropout (LDO) voltage regulator with dynamic bias and bandwidth |
DE60228051D1 (en) | 2002-05-10 | 2008-09-18 | Texas Instruments Inc | LDO controller with sleep mode |
-
2002
- 2002-05-10 DE DE60228051T patent/DE60228051D1/en not_active Expired - Lifetime
- 2002-05-10 EP EP02076853A patent/EP1361664B1/en not_active Expired - Lifetime
- 2002-08-22 US US10/225,748 patent/US6973337B2/en not_active Expired - Lifetime
-
2005
- 2005-02-18 US US11/062,031 patent/US20050143045A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6097225A (en) * | 1998-07-14 | 2000-08-01 | National Semiconductor Corporation | Mixed signal circuit with analog circuits producing valid reference signals |
US6031362A (en) * | 1999-05-13 | 2000-02-29 | Bradley; Larry D. | Method and apparatus for feedback control of switch mode power supply output to linear regulators |
US6236194B1 (en) * | 1999-08-06 | 2001-05-22 | Ricoh Company, Ltd. | Constant voltage power supply with normal and standby modes |
US7191351B2 (en) * | 2001-09-12 | 2007-03-13 | Rockwell Automation Technologies, Inc. | Method and network for providing backup power to networked devices |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070032215A1 (en) * | 2005-08-03 | 2007-02-08 | Yasuo Oba | Circuit current generation apparatus and method thereof, and singal processing apparatus |
US20100093303A1 (en) * | 2005-08-03 | 2010-04-15 | Panasonic Corporation | Circuit current generation apparatus and method thereof, and signal processing apparatus |
US7711395B2 (en) * | 2005-08-03 | 2010-05-04 | Panasonic Corporation | Circuit current generation apparatus and method thereof, and signal processing apparatus |
US8363046B2 (en) * | 2009-01-08 | 2013-01-29 | Renesas Electronics Corporation | Reference voltage generator including circuits for switch, current source and control |
JP2010160682A (en) * | 2009-01-08 | 2010-07-22 | Renesas Electronics Corp | Reference voltage generation circuit |
US20100171732A1 (en) * | 2009-01-08 | 2010-07-08 | Nec Electronics Corporation | Reference voltage generator |
US20110051639A1 (en) * | 2009-08-25 | 2011-03-03 | Texas Instruments Incorporated | Dynamic low power radio modes |
US8477631B2 (en) * | 2009-08-25 | 2013-07-02 | Texas Instruments Incorporated | Dynamic low power radio modes |
US20130293209A1 (en) * | 2012-05-04 | 2013-11-07 | Macronix International Co., Ltd. | Voltage Regulator and Voltage Regulation Method |
US9134742B2 (en) * | 2012-05-04 | 2015-09-15 | Macronix International Co., Ltd. | Voltage regulator and voltage regulation method |
US10401888B2 (en) | 2015-06-18 | 2019-09-03 | Tdk Corporation | Low-dropout voltage regulator apparatus |
US20210034089A1 (en) * | 2015-09-04 | 2021-02-04 | Texas Instruments Incorporated | Voltage regulator wake-up |
CN112889210A (en) * | 2018-11-02 | 2021-06-01 | 德州仪器公司 | Dual-power low-side door driver |
CN113359918A (en) * | 2021-06-01 | 2021-09-07 | 深圳市时代速信科技有限公司 | LDO circuit capable of outputting low noise and high PSRR |
Also Published As
Publication number | Publication date |
---|---|
EP1361664B1 (en) | 2008-08-06 |
DE60228051D1 (en) | 2008-09-18 |
US6973337B2 (en) | 2005-12-06 |
US20030211870A1 (en) | 2003-11-13 |
EP1361664A1 (en) | 2003-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6973337B2 (en) | Apparatus for the mobile communication device in low power consumption using LDO regulator with sleep mode | |
US6897715B2 (en) | Multimode voltage regulator | |
US6879142B2 (en) | Power management unit for use in portable applications | |
US20190064862A1 (en) | Low-dropout regulators | |
US7812582B2 (en) | System and method of power distribution control of an integrated circuit | |
EP2498161B1 (en) | Power efficient generation of band gap referenced supply rail, voltage and current references, and method for dynamic control. | |
US10114399B2 (en) | Distributed power delivery scheme for on-die voltage scaling | |
US8026703B1 (en) | Voltage regulator and method having reduced wakeup-time and increased power efficiency | |
US6806693B1 (en) | Method and system for improving quiescent currents at low output current levels | |
US7516339B2 (en) | Low power electronic circuit incorporating real time clock | |
EP3933543A1 (en) | Low-dropout regulator for low voltage applications | |
US7126319B2 (en) | Low leakage CMOS power mux | |
US6498467B1 (en) | Ultra-low-power mode for a voltage regulator | |
Tseng et al. | An integrated linear regulator with fast output voltage transition for dual-supply SRAMs in DVFS systems | |
US8159199B2 (en) | On-chip voltage supply scheme with automatic transition into low-power mode of MSP430 | |
US20220326725A1 (en) | Voltage regulator having minimal fluctuation in multiple operating modes | |
JP2001014848A (en) | Circuit device and operation method therefor | |
WO2017093911A1 (en) | Low-power pulsed bandgap reference | |
US9537392B1 (en) | Circuits and methods for dynamic voltage management | |
US6362605B1 (en) | Method and apparatus for providing power to an integrated circuit | |
US7843183B2 (en) | Real time clock (RTC) voltage regulator and method of regulating an RTC voltage | |
WO2018000517A1 (en) | Power management circuit | |
US11372436B2 (en) | Simultaneous low quiescent current and high performance LDO using single input stage and multiple output stages | |
US10797596B2 (en) | Transient booster for zero static loadline switching regulator | |
Rikan et al. | A low leakage retention LDO and leakage-based BGR with 120nA quiescent current |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |