US20050167790A1 - Integrated circuit package with transparent encapsulant and method for making thereof - Google Patents

Integrated circuit package with transparent encapsulant and method for making thereof Download PDF

Info

Publication number
US20050167790A1
US20050167790A1 US11/027,920 US2792004A US2005167790A1 US 20050167790 A1 US20050167790 A1 US 20050167790A1 US 2792004 A US2792004 A US 2792004A US 2005167790 A1 US2005167790 A1 US 2005167790A1
Authority
US
United States
Prior art keywords
encapsulant material
die
package
transparent
encapsulant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/027,920
Inventor
Lek Khor
Huat Lee
Meng Chan
Kong Thum
Mun Tung
Tuck Cheong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Carsem M Sdn Bhd
Original Assignee
Carsem M Sdn Bhd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Carsem M Sdn Bhd filed Critical Carsem M Sdn Bhd
Assigned to CARSEM (M) SDN. BHD. reassignment CARSEM (M) SDN. BHD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KHOR, LEK AH, CHEONG, TUCK MUN, CHAN, MENG BOON, LEE, HUAT KOCK, THUM, KONG MIN, TUNG, MUN HONG
Publication of US20050167790A1 publication Critical patent/US20050167790A1/en
Priority to US12/164,340 priority Critical patent/US7741161B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01012—Magnesium [Mg]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part

Definitions

  • the present invention relates in general to integrated circuit (IC) packaging. More particularly, the invention provides an IC package with transparent encapsulant and a method for making thereof. Merely by way of example, the invention is described as it applies to a package in compliance with certain JEDEC standard, but it should be recognized that the invention has a broader range of applicability.
  • Integrated circuits are usually packaged before being used in electronic systems.
  • Integrated circuit (IC) packages often protect the integrated circuits from the surrounding environment but also provide electrical connections to other components of the electronic systems.
  • the IC packages include a plurality of leads that are connected to the integrated circuits, and such leads can transmit or receive electrical signals from other components of the electronic systems.
  • the IC packages also include encapsulant materials that cover and protect at least parts of the integrated circuits and/or the electrical connections between the integrated circuits and the leads.
  • FIG. 1 is a conventional IC package with a transparent window.
  • the IC package 1 can be used as a ceramic dual-in-line package (CERDIP) of a charge-coupled device (CCD).
  • CERDIP ceramic dual-in-line package
  • CCD charge-coupled device
  • the package 1 includes a die 11 , a ceramic lower plate 12 , a leadframe 14 , a ceramic upper plate 15 and a window 10 .
  • the lower plate 12 serves as a die pad.
  • the die 11 includes an integrated circuit coupled to a light sensor 19 .
  • a die sealant 13 is applied to one side of a central portion of the die pad 12 , and the die 11 is attached to the die pad 12 through the die sealant 13 by a heat treatment.
  • a ceramic sealant 16 is applied to top fringes of the die pad 12 , and the lead frame 14 is mounted on the die pad 12 through the sealant 16 .
  • the ceramic sealant 16 is applied to the lead frame 14 , and the upper ceramic plate 15 is fixed onto the leadframe 14 through the sealant 16 .
  • the ceramic plate sealant 16 is provided to the lower side of the ceramic upper plate 15 , and the ceramic upper plate 15 is mounted onto the lead frame 14 .
  • the ceramic plate sealant 16 is molten to seal the lead framed 14 to the ceramic upper plate 15 . Additionally, the die 11 and the inner leads of the lead frame 14 are electrically connected by conductive wires 18 .
  • the transparent window 10 is sealed by a transparent window sealant 17 .
  • the sealant 17 is melted to seal the transparent window 10 to the upper portion of the ceramic upper plate 15 through a heat treatment.
  • the lead frame 14 is trimmed, and the fabrication of the package 1 is completed.
  • the IC package 1 has various weaknesses. For example, the fabrication process for coating the ceramic sealant 16 on the lower side of the ceramic upper plate 15 is complex and costly. Additionally, the desired sealant effect is difficult to achieve between the ceramic upper plate 15 and the window sealant 17 . If the window 10 is peeled off from the ceramic upper plate 15 , the IC package 1 can be significantly damaged.
  • FIG. 2 is another conventional IC package with a transparent window.
  • a die 21 is placed on a die pad 22 of a lead frame 23 .
  • Lead fingers of the lead frame 23 have electrical connections 25 with the die 21 .
  • the die 21 includes an integrated circuit coupled to a light sensor 26 .
  • the die 21 and the die pad 22 are covered by a predetermined volume of transparent plastic 24 .
  • the transparent plastic 24 is molded to form an IC package 2 with a transparent window.
  • the transparent plastic 24 often has an expansion coefficient larger than those of other types of molding compounds. This large expansion coefficient can result in disassociation of the transparent plastic 24 from other components of the IC package 2 after some time of use.
  • the IC package 2 includes a copper die pad, copper leads, and a die surface.
  • the die surface are made of silicon-based material. Such disassociation often leads to cracks and thereby damages the IC package.
  • the present invention relates in general to integrated circuit (IC) packaging. More particularly, the invention provides an IC package with transparent encapsulant and a method for making thereof. Merely by way of example, the invention is described as it applies to a package in compliance with certain JEDEC standard, but it should be recognized that the invention has a broader range of applicability.
  • a method for making an IC package with transparent encapsulant includes providing a leadframe.
  • the leadframe includes a first die pad and a second die pad. Additionally, the method includes disposing a first die on the first die pad and a second die on the second die pad and forming a cavity on the leadframe. The cavity including the first die pad and the second die pad.
  • the method includes injecting an encapsulant material into the cavity, and cutting the injected encapsulant material and the leadframe to form a first IC package and a second IC package.
  • the encapsulant material is transparent for visible wavelengths, and the injecting an encapsulant material is performed at an encapsulant temperature ranging from 140° c to 160° c.
  • an apparatus for making an IC package with transparent encapsulant includes a leadframe.
  • the leadframe includes an outer frame and a plurality of connecting bars.
  • the plurality of connecting bars are attached to the outer frame and defines a plurality of inner frames arranged in a matrix pattern within the outer frame.
  • the plurality of inner frames includes a plurality of die pads respectively.
  • the leadframe includes a plurality of side boundaries located approximately on the outer frame. The plurality of side boundaries, the outer frame, and the plurality of inner frames form at least parts of a cavity, and the cavity is at least partially filled with a transparent encapsulant material.
  • the encapsulant material is transparent for visible wavelengths.
  • an IC package with transparent encapsulant includes a die pad including a pad bottom surface, a die disposed on the die pad and including an integrated circuit, a plurality of leads including a plurality of lead bottom surfaces, a plurality of conductive wires connecting the die and the plurality of leads, and an encapsulant material.
  • the encapsulant material is transparent for visible wavelengths.
  • the pad bottom surface is exposed without being covered by the encapsulant material, and the plurality of lead bottom surfaces each are exposed without being covered by the encapsulant material.
  • Certain embodiments of the present invention provide IC packages with transparent encapsulants.
  • the transparent encapsulants are both reliable and durable.
  • Some embodiments of the present invention provide a method that can easily apply transparent encapsulants.
  • Certain embodiments of the present invention can prevent or reduce delamination of transparent encapsulants.
  • the delamination of transparent encapsulants may occur during cooling and result in warpage and delamination rejects of the IC packages.
  • Some embodiments of the present invention use stress-relief structures in a leadframe. The stress-relief structures can prevent or reduce the propagation of delamination of transparent encapsulants.
  • Certain embodiments of the present invention apply transparent encapsulants to only one side of a leadframe.
  • Some embodiments of the present invention provide transparent IC packages with improved heat dissipation, smaller size, and/or lighter weight. Certain embodiments of the present invention use matrix arrays of packaging units. These packaging units are singulated as an individual optical devices and/or packages. For example, the matrix arrays allow the use of a single mould for making packages of various sizes and shapes. Some embodiments of the present invention provide locking mechanisms. For example, the locking mechanisms include extended parts. During encapsulation, the heat causes the encapsulants to melt and flow under the extended parts. After cooling, the encapsulants under the locking mechanisms can prevent or reduce the delamination of transparent encapsulants
  • FIG. 1 is a conventional IC package with a transparent window
  • FIG. 2 is another conventional IC package with a transparent window
  • FIG. 3 is a simplified cross section of an IC package according to an embodiment of the present invention.
  • FIG. 4 is a simplified diagram for making an IC package with transparent encapsulant according to an embodiment of the present invention
  • FIG. 5 shows a simplified leadframe according to an embodiment of the present invention
  • FIG. 6 shows a simplified leadframe used for making packages with various sizes according to an embodiment of the present invention
  • FIG. 7 shows a simplified leadframe used for making packages of the same size according to another embodiment of the present invention.
  • the present invention relates in general to integrated circuit (IC) packaging. More particularly, the invention provides an IC package with transparent encapsulant and a method for making thereof. Merely by way of example, the invention is described as it applies to a package in compliance with certain JEDEC standard, but it should be recognized that the invention has a broader range of applicability.
  • FIG. 3 is a simplified cross section of an IC package according to an embodiment of the present invention.
  • An IC package 300 includes a die pad 320 , leads 330 , a bonding layer 340 , a die 350 , conductive wires 360 , and encapsulant material 370 .
  • the above has been shown using a selected group of components for the IC package 300 , there can be many alternatives, modifications, and variations. For example, some of the components may be expanded and/or combined. Other components may be inserted to those noted above.
  • the die 350 includes a light sensor 352 . In another example, the die 350 does not include the light sensor 352 .
  • the arrangement of components may be interchanged with others replaced. Further details of these components are found throughout the present specification and more particularly below.
  • the die pad 320 includes extended parts 322 and a bottom surface 334 .
  • the extended parts 322 are formed by shallowly machining away portions of the die pad.
  • the bottom surface is exposed without being covered by the encapsulant material 370 .
  • the leads 330 each include an extended part 332 and a bottom surface 334 .
  • the extended parts 332 are formed by shallowly machining away portions of the die pad.
  • the bottom surface is exposed without being covered by the encapsulant material 370 .
  • the die 350 is attached to the die pad 320 through the bonding layer 340 .
  • the bonding layer 340 includes an epoxy. Additionally, the die 350 is connected to the leads 330 with the conductive wires 360 .
  • the die 350 includes an integrated circuit.
  • the IC package 300 includes the encapsulant material 370 .
  • the encapsulant material 370 surrounds the die pad 320 , the leads 330 , the bonding layer 340 , the die 350 , and the conductive wires 360 , but not the bottom surfaces 324 and 334 .
  • the encapsulant material 370 also leaves side surfaces 336 of the leads 330 exposed.
  • the encapsulant material 370 is transparent. In one embodiment, the encapsulant material can be seen through by naked human eyes. In another embodiment, the encapsulant material provides a transmission rate higher than or equal to 80% for wavelengths higher than or equal to about 350 nm. For example, the wavelengths are in the range of visible light. In another example, the wavelengths are in the range of visible and ultra-violet light. In yet another embodiment, the encapsulant material is a clear plastic.
  • the plastic includes at least one selected from CV series of Matsushita Electric Works, Ltd, NT series of Nitto Denko Corporation, and MG-97 series from Henkel Corporation.
  • the package 300 is a micro leadframe package from Carsem.
  • the package 300 is in compliance with certain JEDEC standard.
  • the JEDEC standard is MO220 or MO229.
  • the package 300 is a quad flat no-lead (QFN) package.
  • the package 300 is a small outline no-lead (SON) package.
  • the leads 330 are fused with the die pad 320 .
  • the package 300 includes two or more die pads.
  • FIG. 4 is a simplified diagram for making an IC package with transparent encapsulant according to an embodiment of the present invention.
  • the method 400 includes a process 410 for separating dies, a process 420 for attaching leadframes, a process 430 for attaching dies, a process 440 for bonding wires, a process 450 for applying transparent encapsulant, a process 460 for forming plating layers, and a process 470 for singulating packages.
  • dies on the same wafer are separated.
  • the separation includes a sawing process.
  • each die includes an integrated circuit.
  • leadframes are attached to tapes.
  • the tapes are used to protect bottom surfaces of the leadframes from being covered by an encapsulant material.
  • FIG. 5 shows a simplified leadframe according to an embodiment of the present invention.
  • a leadframe 500 includes a plurality of packaging units 510 arranged in a matrix array.
  • each of the packaging units 510 includes the die pad 320 and the leads 330 .
  • the leads 330 are connected to metal strips 520 , some of which lie between adjacent packaging units.
  • the leadframe 500 includes an outer frame 530 with stress-relief structure.
  • the stress-relief structure includes two rows of elongated openings 532 and 534 .
  • the rows 532 and 534 surround a plurality of packing units on four sides. At each side, a line 540 perpendicular to the side intersects at least one elongated opening in the row 532 or the row 534 .
  • stress-relief structure is implemented with an inter-locking structure as described in U.S. patent application Ser. No. 09/909,934. U.S. patent application Ser. No. 09/909,934 is incorporated by reference herein for all purposes.
  • the stress-relief structure can prevent or slow down the delamination of transparent encapsulant from propagating from the plurality of packing units to packing units in other matrix arrays at the process 450 as discussed below.
  • the leadframe 500 also includes a plurality of connecting bars.
  • the plurality of connecting bars is attached to the outer frame and defines a plurality of inner frames arranged in a matrix pattern within the outer frame.
  • the plurality of inner frames includes a plurality of die pads respectively.
  • the dies separated at the process 410 are attached to the die pads.
  • the die pads are the ones of the leadframe 500 .
  • the attachment is performed to the die pad 320 through the bonding layer 340 .
  • the bonding layer 340 is cured through a heat treatment.
  • conductive wires are bonded between the dies and the leads.
  • the conductive wires include the conductive wires 360 .
  • a transparent encapsulant is applied.
  • the encapsulant material is injected into a cavity.
  • the cavity includes four side boundaries that lie roughly on top of the outer frame 530 .
  • the injection is performed in an environment with a dust count lower than or equal to about 30 k parts per million (PPM).
  • PPM parts per million
  • the temperature of the encapsulant material ranges from 140° c to 160° c, and the transfer pressure of the encapsulant ranges from 1100 psi to 1400 psi.
  • the encapsulant is baked with clamping.
  • a clamping magazine and interleave are applied to the encapsulant material.
  • the baking process takes about 3 to 6 hours with a temperature ranging from 125° c to 160° c.
  • the transparent encapsulant is the encapsulant material 370 .
  • the encapsulant material can be seen through by naked human eyes.
  • the encapsulant material provides a transmission rate higher than or equal to 80% for wavelengths higher than or equal to about 350 nm.
  • the encapsulant material includes a clear plastic, such as one selected from CV series of Matsushita Electric Works, Ltd, NT series of Nitto Denko Corporation, and MG-97 series from Henkel Corporation.
  • each IC package corresponds to a packaging unit in FIG. 5 .
  • the singulation process uses the sawing technique and/or the punching technique.
  • each IC package corresponds to a packaging unit in FIG. 5 .
  • its leads are severed from the metal strips 520 .
  • the packaging units within the outer frame 530 belong to the same cavity.
  • the encapsulant material that covers these packaging units are connected to each other.
  • the singulation process also separates the encapsulant material into individual IC packages.
  • the individual IC packages each are the package 300 .
  • a process for providing package identifications is performed after the process 410 .
  • two-dimensional markings are printed on the bottom surfaces of the leadframes.
  • a process for detaching leadframes is performed during the process 450 .
  • the tapes are detached from the leadframes at a temperature ranging from 80° c to 120° c after the transparent encapsulant is injected but before the encapsulant is baked.
  • a process for inspecting packages is performed. For example, this process includes the inspection of the bottom surfaces of the packages and the quality assurance inspection.
  • Some embodiments of the present invention use a cavity with side boundaries that lie approximately on top of the outer frame 530 .
  • the outer frame 530 includes the stress relief structure as shown in FIG. 5 .
  • the leadframe 500 includes the plurality of packaging units 510 that are arranged in a matrix array. This arrangement enables cavities with one common size to be used for making packages of various sizes.
  • FIG. 6 shows a simplified leadframe used for making packages with various sizes according to an embodiment of the present invention.
  • a leadframe 600 includes a plurality of regions. Each region includes an array of packaging units 612 , 622 , 632 , or 642 and is surrounded by an outer frame 610 , 620 , 630 , or 640 respectively.
  • the packaging units 612 , 622 , 632 , and 642 are used for making packages of different sizes.
  • the outer frames 610 , 620 , 630 , and 640 have approximately the same size and can be used for cavities of the same size at the process 450 . As shown in FIG. 6 , the outer frames 610 , 620 , 630 and 640 each include stress relief structures, which may vary with different outer frames.
  • FIG. 7 shows a simplified leadframe used for making packages of the same size according to another embodiment of the present invention.
  • a leadframe 700 includes a plurality of regions. Each region includes an array of packaging units 712 and is surrounded by an outer frame 710 respectively.
  • the packaging units 712 are used for making packages of the same size.
  • the outer frames 710 have approximately the same size and can be used for cavities of the same size at the process 450 .
  • the outer frames 610 each include stress relief structures, such as the one for the outer frame 530 .
  • each package is molded with individual cavity pockets.
  • the individual cavities often require cavities of different sizes be used for different package sizes.
  • using the same cavity for different package sizes can significantly reduce costs and shortens turnaround times.
  • a transparent encapsulant and a leadframe or other components of an IC package.
  • these components include a bonding layer, a die, and conductive wires
  • the leadframe includes leads and a die pad.
  • the die is made of silicon and the conductive wires are made of gold.
  • the transparent encapsulant, the leadframe, and other components of the IC package usually shrink differently. This difference in shrinkage often causes warpage and mechanical stress to the molded package.
  • the warpage and mechanical stress can get worse as the package size gets larger. Also, if the transparent encapsulant is molded on only one side, instead of two sides, of the leadframe, the warpage and mechanical stress usually exacerbate. If both sides of the leadframe are covered by the transparent encapsulant, the shrinkage of the top and bottom halves of the IC package can neutralize each other and thus reduce the warpage.
  • the conventional techniques cannot use one cavity to make a plurality of transparent IC packages with the same size or different sizes. If the warpage is larger than about 0.4 mm, the package singulation process can cause the singulated packages to fly off from the holder with sticky tape. If the holder uses a mechanical jig with vacuum base to hold individual units, the tolerance for the warpage becomes even tighter as the mechanical jig is not elastic like the sticky tape.
  • certain embodiments of the present invention have overcome the above problems associated with warpage and mechanical stress.
  • the array molded design of the present invention can share the common equipment between different packages sizes, and thus avoid or reduce dedicated tooling or equipment.
  • These embodiments of the present invention can lower capital expenses, improve equipment utilization, and shorten lead times for tooling up different package sizes.
  • the problems associated with warpage and mechanical stress have been overcome by using the method 400 according to some embodiments of the present invention.
  • the inventors have discovered that using the transparent encapsulant with a temperature ranging from 140° c to 160° c at the process 450 can significantly reduce the warpage and stress.
  • the inventors have discovered that for the process 450 , the injection of transparent encapsulant should be preferably performed in an environment with a dust count lower than or equal to about 30 k parts per million (PPM). Such dust count can significantly reduce the number of foreign particles in the IC package. Moreover, the transfer pressure of the transparent encapsulant ranges from 1100 psi to 1400 psi according to an embodiment of the present invention.
  • the present invention has various advantages. Certain embodiments of the present invention provide IC packages with transparent encapsulants. For example, the transparent encapsulants are both reliable and durable. Some embodiments of the present invention provide a method that can easily apply transparent encapsulants. Certain embodiments of the present invention can prevent or reduce delamination of transparent encapsulants. For example, the delamination of transparent encapsulants may occur during cooling and result in warpage and delamination rejects of the IC packages. Some embodiments of the present invention use stress-relief structures in a leadframe. The stress-relief structures can prevent or reduce the propagation of delamination of transparent encapsulants. Certain embodiments of the present invention apply transparent encapsulants to only one side of a leadframe.
  • Some embodiments of the present invention provide transparent IC packages with improved heat dissipation, smaller size, and/or lighter weight. Certain embodiments of the present invention use matrix arrays of packaging units. These packaging units are singulated as an individual optical devices and/or packages. For example, the matrix arrays allow the use of a single mould for making packages of various sizes and shapes. Some embodiments of the present invention provide locking mechanisms. For example, the locking mechanisms include extended parts 322 and 332 . During encapsulation, the heat causes the encapsulants to melt and flow under the extended parts. After cooling, the encapsulants under the locking mechanisms can prevent or reduce the delamination of transparent encapsulants.

Abstract

IC package with transparent encapsulant and method for making thereof. The IC package includes a die pad including a pad bottom surface, a die disposed on the die pad and including an integrated circuit, a plurality of leads including a plurality of lead bottom surfaces, a plurality of conductive wires connecting the die and the plurality of leads, and an encapsulant material. The encapsulant material is transparent for visible wavelengths. The pad bottom surface is exposed without being covered by the encapsulant material, and the plurality of lead bottom surfaces each are exposed without being covered by the encapsulant material.

Description

    CROSS-REFERENCES TO RELATED APPLICATIONS
  • This application claims priority to Malaysian Patent Application No. PI 20035051, filed Dec. 31, 2003, commonly assigned and incorporated by reference herein for all purposes.
    • STATEMENT AS TO RIGHTS TO INVENTIONS MADE UNDER FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
  • NOT APPLICABLE
    • REFERENCE TO A “SEQUENCE LISTING,” A TABLE, OR A COMPUTER PROGRAM LISTING APPENDIX SUBMITTED ON A COMPACT DISK.
  • NOT APPLICABLE
    • BACKGROUND OF THE INVENTION
  • The present invention relates in general to integrated circuit (IC) packaging. More particularly, the invention provides an IC package with transparent encapsulant and a method for making thereof. Merely by way of example, the invention is described as it applies to a package in compliance with certain JEDEC standard, but it should be recognized that the invention has a broader range of applicability.
  • Integrated circuits are usually packaged before being used in electronic systems. Integrated circuit (IC) packages often protect the integrated circuits from the surrounding environment but also provide electrical connections to other components of the electronic systems. For example, the IC packages include a plurality of leads that are connected to the integrated circuits, and such leads can transmit or receive electrical signals from other components of the electronic systems. In another example, the IC packages also include encapsulant materials that cover and protect at least parts of the integrated circuits and/or the electrical connections between the integrated circuits and the leads.
  • For certain applications, the integrated circuits include optical sensors, which are used in light sensitive or light activated devices such as laser diodes. To meet this demand, IC packages with transparent windows have been developed. FIG. 1 is a conventional IC package with a transparent window. The IC package 1 can be used as a ceramic dual-in-line package (CERDIP) of a charge-coupled device (CCD). As shown in FIG. 1, the package 1 includes a die 11, a ceramic lower plate 12, a leadframe 14, a ceramic upper plate 15 and a window 10. The lower plate 12 serves as a die pad. The die 11 includes an integrated circuit coupled to a light sensor 19.
  • Additionally, a die sealant 13 is applied to one side of a central portion of the die pad 12, and the die 11 is attached to the die pad 12 through the die sealant 13 by a heat treatment. Moreover, a ceramic sealant 16 is applied to top fringes of the die pad 12, and the lead frame 14 is mounted on the die pad 12 through the sealant 16. Also, the ceramic sealant 16 is applied to the lead frame 14, and the upper ceramic plate 15 is fixed onto the leadframe 14 through the sealant 16. Alternatively, the ceramic plate sealant 16 is provided to the lower side of the ceramic upper plate 15, and the ceramic upper plate 15 is mounted onto the lead frame 14. Through a heat treatment, the ceramic plate sealant 16 is molten to seal the lead framed 14 to the ceramic upper plate 15. Additionally, the die 11 and the inner leads of the lead frame 14 are electrically connected by conductive wires 18. The transparent window 10 is sealed by a transparent window sealant 17. For example, the sealant 17 is melted to seal the transparent window 10 to the upper portion of the ceramic upper plate 15 through a heat treatment. Moreover, the lead frame 14 is trimmed, and the fabrication of the package 1 is completed.
  • The IC package 1 has various weaknesses. For example, the fabrication process for coating the ceramic sealant 16 on the lower side of the ceramic upper plate 15 is complex and costly. Additionally, the desired sealant effect is difficult to achieve between the ceramic upper plate 15 and the window sealant 17. If the window 10 is peeled off from the ceramic upper plate 15, the IC package 1 can be significantly damaged.
  • FIG. 2 is another conventional IC package with a transparent window. A die 21 is placed on a die pad 22 of a lead frame 23. Lead fingers of the lead frame 23 have electrical connections 25 with the die 21. The die 21 includes an integrated circuit coupled to a light sensor 26. The die 21 and the die pad 22 are covered by a predetermined volume of transparent plastic 24. Thereafter the transparent plastic 24 is molded to form an IC package 2 with a transparent window. The transparent plastic 24 often has an expansion coefficient larger than those of other types of molding compounds. This large expansion coefficient can result in disassociation of the transparent plastic 24 from other components of the IC package 2 after some time of use. For example, the IC package 2 includes a copper die pad, copper leads, and a die surface. The die surface are made of silicon-based material. Such disassociation often leads to cracks and thereby damages the IC package.
  • Hence it is highly desirable to improve techniques for integrated circuit packaging.
    • BRIEF SUMMARY OF THE INVENTION
  • The present invention relates in general to integrated circuit (IC) packaging. More particularly, the invention provides an IC package with transparent encapsulant and a method for making thereof. Merely by way of example, the invention is described as it applies to a package in compliance with certain JEDEC standard, but it should be recognized that the invention has a broader range of applicability.
  • According to one embodiment of the present invention, a method for making an IC package with transparent encapsulant is provided. The method includes providing a leadframe. The leadframe includes a first die pad and a second die pad. Additionally, the method includes disposing a first die on the first die pad and a second die on the second die pad and forming a cavity on the leadframe. The cavity including the first die pad and the second die pad. Moreover, the method includes injecting an encapsulant material into the cavity, and cutting the injected encapsulant material and the leadframe to form a first IC package and a second IC package. The encapsulant material is transparent for visible wavelengths, and the injecting an encapsulant material is performed at an encapsulant temperature ranging from 140° c to 160° c.
  • According to another embodiment of the present invention, an apparatus for making an IC package with transparent encapsulant includes a leadframe. The leadframe includes an outer frame and a plurality of connecting bars. The plurality of connecting bars are attached to the outer frame and defines a plurality of inner frames arranged in a matrix pattern within the outer frame. The plurality of inner frames includes a plurality of die pads respectively. Additionally, the leadframe includes a plurality of side boundaries located approximately on the outer frame. The plurality of side boundaries, the outer frame, and the plurality of inner frames form at least parts of a cavity, and the cavity is at least partially filled with a transparent encapsulant material. The encapsulant material is transparent for visible wavelengths.
  • According to yet another embodiment of the present invention, an IC package with transparent encapsulant includes a die pad including a pad bottom surface, a die disposed on the die pad and including an integrated circuit, a plurality of leads including a plurality of lead bottom surfaces, a plurality of conductive wires connecting the die and the plurality of leads, and an encapsulant material. The encapsulant material is transparent for visible wavelengths. The pad bottom surface is exposed without being covered by the encapsulant material, and the plurality of lead bottom surfaces each are exposed without being covered by the encapsulant material.
  • Many benefits are achieved by way of the present invention over conventional techniques. Certain embodiments of the present invention provide IC packages with transparent encapsulants. For example, the transparent encapsulants are both reliable and durable. Some embodiments of the present invention provide a method that can easily apply transparent encapsulants. Certain embodiments of the present invention can prevent or reduce delamination of transparent encapsulants. For example, the delamination of transparent encapsulants may occur during cooling and result in warpage and delamination rejects of the IC packages. Some embodiments of the present invention use stress-relief structures in a leadframe. The stress-relief structures can prevent or reduce the propagation of delamination of transparent encapsulants. Certain embodiments of the present invention apply transparent encapsulants to only one side of a leadframe. The amount of transparent encapsulant used is reduced and the fabrication costs are lowered. Some embodiments of the present invention provide transparent IC packages with improved heat dissipation, smaller size, and/or lighter weight. Certain embodiments of the present invention use matrix arrays of packaging units. These packaging units are singulated as an individual optical devices and/or packages. For example, the matrix arrays allow the use of a single mould for making packages of various sizes and shapes. Some embodiments of the present invention provide locking mechanisms. For example, the locking mechanisms include extended parts. During encapsulation, the heat causes the encapsulants to melt and flow under the extended parts. After cooling, the encapsulants under the locking mechanisms can prevent or reduce the delamination of transparent encapsulants
  • Various additional objects, features and advantages of the present invention can be more fully appreciated with reference to the detailed description and accompanying drawings that follow.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a conventional IC package with a transparent window;
  • FIG. 2 is another conventional IC package with a transparent window;
  • FIG. 3 is a simplified cross section of an IC package according to an embodiment of the present invention;
  • FIG. 4 is a simplified diagram for making an IC package with transparent encapsulant according to an embodiment of the present invention;
  • FIG. 5 shows a simplified leadframe according to an embodiment of the present invention;
  • FIG. 6 shows a simplified leadframe used for making packages with various sizes according to an embodiment of the present invention;
  • FIG. 7 shows a simplified leadframe used for making packages of the same size according to another embodiment of the present invention.
    • DETAILED DESCRIPTION OF THE INVENTION
  • The present invention relates in general to integrated circuit (IC) packaging. More particularly, the invention provides an IC package with transparent encapsulant and a method for making thereof. Merely by way of example, the invention is described as it applies to a package in compliance with certain JEDEC standard, but it should be recognized that the invention has a broader range of applicability.
  • FIG. 3 is a simplified cross section of an IC package according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. An IC package 300 includes a die pad 320, leads 330, a bonding layer 340, a die 350, conductive wires 360, and encapsulant material 370. Although the above has been shown using a selected group of components for the IC package 300, there can be many alternatives, modifications, and variations. For example, some of the components may be expanded and/or combined. Other components may be inserted to those noted above. For example, the die 350 includes a light sensor 352. In another example, the die 350 does not include the light sensor 352. Depending upon the embodiment, the arrangement of components may be interchanged with others replaced. Further details of these components are found throughout the present specification and more particularly below.
  • The die pad 320 includes extended parts 322 and a bottom surface 334. For example, the extended parts 322 are formed by shallowly machining away portions of the die pad. In another example, the bottom surface is exposed without being covered by the encapsulant material 370. The leads 330 each include an extended part 332 and a bottom surface 334. For example, the extended parts 332 are formed by shallowly machining away portions of the die pad. In another example, the bottom surface is exposed without being covered by the encapsulant material 370. The die 350 is attached to the die pad 320 through the bonding layer 340. As an example, the bonding layer 340 includes an epoxy. Additionally, the die 350 is connected to the leads 330 with the conductive wires 360. In one embodiment, the die 350 includes an integrated circuit. Moreover, the IC package 300 includes the encapsulant material 370. For example, the encapsulant material 370 surrounds the die pad 320, the leads 330, the bonding layer 340, the die 350, and the conductive wires 360, but not the bottom surfaces 324 and 334. In another example, the encapsulant material 370 also leaves side surfaces 336 of the leads 330 exposed.
  • The encapsulant material 370 is transparent. In one embodiment, the encapsulant material can be seen through by naked human eyes. In another embodiment, the encapsulant material provides a transmission rate higher than or equal to 80% for wavelengths higher than or equal to about 350 nm. For example, the wavelengths are in the range of visible light. In another example, the wavelengths are in the range of visible and ultra-violet light. In yet another embodiment, the encapsulant material is a clear plastic. For example, the plastic includes at least one selected from CV series of Matsushita Electric Works, Ltd, NT series of Nitto Denko Corporation, and MG-97 series from Henkel Corporation.
  • As discussed above and further emphasized here, FIG. 3 is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. In one embodiment, the package 300 is a micro leadframe package from Carsem. In another embodiment, the package 300 is in compliance with certain JEDEC standard. For example, the JEDEC standard is MO220 or MO229. In another example, the package 300 is a quad flat no-lead (QFN) package. In yet another example, the package 300 is a small outline no-lead (SON) package. In yet another embodiment, the leads 330 are fused with the die pad 320. In yet another embodiment, the package 300 includes two or more die pads.
  • FIG. 4 is a simplified diagram for making an IC package with transparent encapsulant according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. The method 400 includes a process 410 for separating dies, a process 420 for attaching leadframes, a process 430 for attaching dies, a process 440 for bonding wires, a process 450 for applying transparent encapsulant, a process 460 for forming plating layers, and a process 470 for singulating packages. Although the above has been shown using a selected sequence of processes, there can be many alternatives, modifications, and variations. For example, some of the processes may be expanded and/or combined. Other processes may be inserted to those noted above. Depending upon the embodiment, the specific sequence of processes may be interchanged with others replaced. For example, the method 400 is used to make the package 300. Future detail of the present invention can be found throughout the present specification and more particularly below.
  • At the process 410, dies on the same wafer are separated. For example, the separation includes a sawing process. In another example, each die includes an integrated circuit. At the process 420, leadframes are attached to tapes. For example, the tapes are used to protect bottom surfaces of the leadframes from being covered by an encapsulant material.
  • FIG. 5 shows a simplified leadframe according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. A leadframe 500 includes a plurality of packaging units 510 arranged in a matrix array. For example, each of the packaging units 510 includes the die pad 320 and the leads 330. The leads 330 are connected to metal strips 520, some of which lie between adjacent packaging units. Additionally, the leadframe 500 includes an outer frame 530 with stress-relief structure. In one embodiment, the stress-relief structure includes two rows of elongated openings 532 and 534. For example, the rows 532 and 534 surround a plurality of packing units on four sides. At each side, a line 540 perpendicular to the side intersects at least one elongated opening in the row 532 or the row 534. In another embodiment, stress-relief structure is implemented with an inter-locking structure as described in U.S. patent application Ser. No. 09/909,934. U.S. patent application Ser. No. 09/909,934 is incorporated by reference herein for all purposes. In yet another embodiment, the stress-relief structure can prevent or slow down the delamination of transparent encapsulant from propagating from the plurality of packing units to packing units in other matrix arrays at the process 450 as discussed below. In yet another embodiment, the leadframe 500 also includes a plurality of connecting bars. The plurality of connecting bars is attached to the outer frame and defines a plurality of inner frames arranged in a matrix pattern within the outer frame. The plurality of inner frames includes a plurality of die pads respectively.
  • Returning to FIG. 4, at the process 430, the dies separated at the process 410 are attached to the die pads. For example, the die pads are the ones of the leadframe 500. In one embodiment, the attachment is performed to the die pad 320 through the bonding layer 340. For example, the bonding layer 340 is cured through a heat treatment. At the process 440, conductive wires are bonded between the dies and the leads. For example, the conductive wires include the conductive wires 360.
  • At the process 450, a transparent encapsulant is applied. In one embodiment, the encapsulant material is injected into a cavity. The cavity includes four side boundaries that lie roughly on top of the outer frame 530. For example, the injection is performed in an environment with a dust count lower than or equal to about 30 k parts per million (PPM). The temperature of the encapsulant material ranges from 140° c to 160° c, and the transfer pressure of the encapsulant ranges from 1100 psi to 1400 psi. After the injection, the encapsulant is baked with clamping. For example, a clamping magazine and interleave are applied to the encapsulant material. In another example, the baking process takes about 3 to 6 hours with a temperature ranging from 125° c to 160° c.
  • In one embodiment, the transparent encapsulant is the encapsulant material 370. For example, the encapsulant material can be seen through by naked human eyes. In another example, the encapsulant material provides a transmission rate higher than or equal to 80% for wavelengths higher than or equal to about 350 nm. In yet another example, the encapsulant material includes a clear plastic, such as one selected from CV series of Matsushita Electric Works, Ltd, NT series of Nitto Denko Corporation, and MG-97 series from Henkel Corporation.
  • At the process 460, plating layers are formed on the bottom surfaces of the leadframes. These bottom surfaces are taped at the process 420 and not covered by the encapsulant material. At the process 470, the IC packages are singulated. For example, the singulation process uses the sawing technique and/or the punching technique. In one embodiment, each IC package corresponds to a packaging unit in FIG. 5. For each packaging unit, its leads are severed from the metal strips 520. Additionally, the packaging units within the outer frame 530 belong to the same cavity. The encapsulant material that covers these packaging units are connected to each other. The singulation process also separates the encapsulant material into individual IC packages. In another embodiment, the individual IC packages each are the package 300.
  • As discussed above and further emphasized here, FIG. 4 is merely an example, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. In one embodiment, a process for providing package identifications is performed after the process 410. For example, two-dimensional markings are printed on the bottom surfaces of the leadframes. In another embodiment, a process for detaching leadframes is performed during the process 450. For example, the tapes are detached from the leadframes at a temperature ranging from 80° c to 120° c after the transparent encapsulant is injected but before the encapsulant is baked. In yet another embodiment, after the process 470, a process for inspecting packages is performed. For example, this process includes the inspection of the bottom surfaces of the packages and the quality assurance inspection.
  • Some embodiments of the present invention, such as the method 400, use a cavity with side boundaries that lie approximately on top of the outer frame 530. For example, the outer frame 530 includes the stress relief structure as shown in FIG. 5. The leadframe 500 includes the plurality of packaging units 510 that are arranged in a matrix array. This arrangement enables cavities with one common size to be used for making packages of various sizes.
  • FIG. 6 shows a simplified leadframe used for making packages with various sizes according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. A leadframe 600 includes a plurality of regions. Each region includes an array of packaging units 612, 622, 632, or 642 and is surrounded by an outer frame 610, 620, 630, or 640 respectively. The packaging units 612, 622, 632, and 642 are used for making packages of different sizes. The outer frames 610, 620, 630, and 640 have approximately the same size and can be used for cavities of the same size at the process 450. As shown in FIG. 6, the outer frames 610, 620, 630 and 640 each include stress relief structures, which may vary with different outer frames.
  • FIG. 7 shows a simplified leadframe used for making packages of the same size according to another embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. A leadframe 700 includes a plurality of regions. Each region includes an array of packaging units 712 and is surrounded by an outer frame 710 respectively. The packaging units 712 are used for making packages of the same size. The outer frames 710 have approximately the same size and can be used for cavities of the same size at the process 450. As shown in FIG. 6, the outer frames 610 each include stress relief structures, such as the one for the outer frame 530.
  • The use of one cavity to make a plurality of packages with transparent encapsulants is a significant advancement in the field of IC packaging. Without this improvement, each package is molded with individual cavity pockets. The individual cavities often require cavities of different sizes be used for different package sizes. In contrast, using the same cavity for different package sizes can significantly reduce costs and shortens turnaround times.
  • The use of same cavities for different package sizes is difficult to accomplish according to conventional techniques. One reason for such difficulty is significant differences in thermal expansion coefficient between a transparent encapsulant and a leadframe or other components of an IC package. These components include a bonding layer, a die, and conductive wires, and the leadframe includes leads and a die pad. For example, the die is made of silicon and the conductive wires are made of gold. During cooling stage after high temperature molding, the transparent encapsulant, the leadframe, and other components of the IC package usually shrink differently. This difference in shrinkage often causes warpage and mechanical stress to the molded package.
  • The warpage and mechanical stress can get worse as the package size gets larger. Also, if the transparent encapsulant is molded on only one side, instead of two sides, of the leadframe, the warpage and mechanical stress usually exacerbate. If both sides of the leadframe are covered by the transparent encapsulant, the shrinkage of the top and bottom halves of the IC package can neutralize each other and thus reduce the warpage.
  • Due to severe warpage and mechanical stress, the conventional techniques cannot use one cavity to make a plurality of transparent IC packages with the same size or different sizes. If the warpage is larger than about 0.4 mm, the package singulation process can cause the singulated packages to fly off from the holder with sticky tape. If the holder uses a mechanical jig with vacuum base to hold individual units, the tolerance for the warpage becomes even tighter as the mechanical jig is not elastic like the sticky tape.
  • In contrast, certain embodiments of the present invention have overcome the above problems associated with warpage and mechanical stress. As shown in FIGS. 5-7, the array molded design of the present invention can share the common equipment between different packages sizes, and thus avoid or reduce dedicated tooling or equipment. These embodiments of the present invention can lower capital expenses, improve equipment utilization, and shorten lead times for tooling up different package sizes.
  • The problems associated with warpage and mechanical stress have been overcome by using the method 400 according to some embodiments of the present invention. The inventors have discovered that using the transparent encapsulant with a temperature ranging from 140° c to 160° c at the process 450 can significantly reduce the warpage and stress.
  • Additionally, the inventors have discovered that for the process 450, the injection of transparent encapsulant should be preferably performed in an environment with a dust count lower than or equal to about 30 k parts per million (PPM). Such dust count can significantly reduce the number of foreign particles in the IC package. Moreover, the transfer pressure of the transparent encapsulant ranges from 1100 psi to 1400 psi according to an embodiment of the present invention.
  • The present invention has various advantages. Certain embodiments of the present invention provide IC packages with transparent encapsulants. For example, the transparent encapsulants are both reliable and durable. Some embodiments of the present invention provide a method that can easily apply transparent encapsulants. Certain embodiments of the present invention can prevent or reduce delamination of transparent encapsulants. For example, the delamination of transparent encapsulants may occur during cooling and result in warpage and delamination rejects of the IC packages. Some embodiments of the present invention use stress-relief structures in a leadframe. The stress-relief structures can prevent or reduce the propagation of delamination of transparent encapsulants. Certain embodiments of the present invention apply transparent encapsulants to only one side of a leadframe. The amount of transparent encapsulant used is reduced and the fabrication costs are lowered. Some embodiments of the present invention provide transparent IC packages with improved heat dissipation, smaller size, and/or lighter weight. Certain embodiments of the present invention use matrix arrays of packaging units. These packaging units are singulated as an individual optical devices and/or packages. For example, the matrix arrays allow the use of a single mould for making packages of various sizes and shapes. Some embodiments of the present invention provide locking mechanisms. For example, the locking mechanisms include extended parts 322 and 332. During encapsulation, the heat causes the encapsulants to melt and flow under the extended parts. After cooling, the encapsulants under the locking mechanisms can prevent or reduce the delamination of transparent encapsulants.
  • Although specific embodiments of the present invention have been described, it will be understood by those of skill in the art that there are other embodiments that are equivalent to the described embodiments. Accordingly, it is to be understood that the invention is not to be limited by the specific illustrated embodiments, but only by the scope of the appended claims.

Claims (20)

1. A method for making an IC package with transparent encapsulant, the method comprising:
providing a leadframe, the leadframe including a first die pad and a second die pad;
disposing a first die on the first die pad and a second die on the second die pad;
forming a cavity on the leadframe, the cavity including the first die pad and the second die pad;
injecting an encapsulant material into the cavity;
cutting the injected encapsulant material and the leadframe to form a first IC package and a second IC package;
wherein:
the encapsulant material is transparent for visible wavelengths; and
the injecting an encapsulant material is performed at an encapsulant temperature ranging from 140° c to 160° c.
2. The method of claim 1 wherein the injecting an encapsulant material comprising transferring the encapsulant material at a pressure ranging from 1100 psi to 1400 psi.
3. The method of claim 2 wherein the injecting an encapsulant material is further performed in an environment with a dust count lower than or equal to about 30 k parts per million (PPM).
4. The method of claim 1 wherein the encapsulant material is configured to provide a transmission rate higher than or equal to 80% for a wavelengths longer than or equal to 350 nm.
5. The method of claim 1 wherein the encapsulant material comprises a plastic.
6. The method of claim 1 wherein the leadframe comprises an outer frame surrounding a plurality of die pads, the plurality of die pads including the first die pad and the second die pad.
7. The method of claim 6 wherein the plurality of die pads forms a two dimensional array.
8. The method of claim 6 wherein the forming a cavity comprises forming a plurality of side boundaries approximately on the outer frame.
9. The method of claim 6 wherein the outer frame comprises a plurality of elongated openings around the circumference of the outer frame.
10. An apparatus for making an IC package with transparent encapsulant, the apparatus comprising:
a leadframe, the leadframe including an outer frame and a plurality of connecting bars, the plurality of connecting bars attached to the outer frame and defining a plurality of inner frames arranged in a matrix pattern within the outer frame, the plurality of inner frames including a plurality of die pads respectively;
a plurality of side boundaries located approximately on the outer frame;
wherein:
the plurality of side boundaries, the outer frame, and the plurality of inner frames form at least parts of a cavity;
the cavity is at least partially filled with a transparent encapsulant material; and
the encapsulant material is transparent for visible wavelengths.
11. The apparatus of claim 10 wherein the encapsulant material is configured to provide a transmission rate higher than or equal to 80% for a wavelengths longer than or equal to 350 nm.
12. The apparatus of claim 10 wherein the encapsulant material comprises a plastic.
13. The apparatus of claim 10 wherein the cavity is configured to receive an injection of the transparent encapsulant material performed at an encapsulant temperature ranging from 140° c to 160° c.
14. The apparatus of claim 13 wherein the cavity is further configured to receive the injection of the transparent encapsulant material at a pressure ranging from 1100 psi to 1400 psi.
15. The apparatus of claim 14 wherein the cavity is further configured to receive the injection of the transparent encapsulant material further performed in an environment with a dust count lower than or equal to about 30 k parts per million (PPM).
16. The apparatus of claim 10 wherein the outer frame comprises a plurality of elongated openings around the circumference of the outer frame.
17. An IC package with transparent encapsulant, the package comprising:
a die pad including a pad bottom surface;
a die disposed on the die pad and including an integrated circuit;
a plurality of leads including a plurality of lead bottom surfaces;
a plurality of conductive wires connecting the die and the plurality of leads; and
an encapsulant material;
wherein:
the encapsulant material is transparent for visible wavelengths;
the pad bottom surface is exposed without being covered by the encapsulant material;
the plurality of lead bottom surfaces each are exposed without being covered by the encapsulant material.
18. The IC package of claim 17 wherein the encapsulant material is configured to provide a transmission rate higher than or equal to 80% for a wavelength longer than or equal to 350 nm.
19. The IC package of claim 18 wherein the encapsulant material comprises a plastic.
20. The IC package of claim 17 wherein:
the die is disposed on the die pad through a bonding layer;
the die pad includes a pad plating layer;
the plurality of leads include a plurality of lead plating layers respectively.
US11/027,920 2003-12-31 2004-12-29 Integrated circuit package with transparent encapsulant and method for making thereof Abandoned US20050167790A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/164,340 US7741161B2 (en) 2003-12-31 2008-06-30 Method of making integrated circuit package with transparent encapsulant

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
MYPI20035051 2003-12-31
MYPI20035051 2003-12-31

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/164,340 Division US7741161B2 (en) 2003-12-31 2008-06-30 Method of making integrated circuit package with transparent encapsulant

Publications (1)

Publication Number Publication Date
US20050167790A1 true US20050167790A1 (en) 2005-08-04

Family

ID=34709371

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/869,981 Abandoned US20050146057A1 (en) 2003-12-31 2004-06-17 Micro lead frame package having transparent encapsulant
US11/027,920 Abandoned US20050167790A1 (en) 2003-12-31 2004-12-29 Integrated circuit package with transparent encapsulant and method for making thereof
US12/164,340 Active US7741161B2 (en) 2003-12-31 2008-06-30 Method of making integrated circuit package with transparent encapsulant

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/869,981 Abandoned US20050146057A1 (en) 2003-12-31 2004-06-17 Micro lead frame package having transparent encapsulant

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/164,340 Active US7741161B2 (en) 2003-12-31 2008-06-30 Method of making integrated circuit package with transparent encapsulant

Country Status (1)

Country Link
US (3) US20050146057A1 (en)

Cited By (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080237818A1 (en) * 2007-03-29 2008-10-02 Engel Raymond W Methods and apparatus for multi-stage molding of integrated circuit package
US20100141249A1 (en) * 2008-12-05 2010-06-10 Virgil Ararao Magnetic Field Sensors and Methods for Fabricating the Magnetic Field Sensors
US20100188078A1 (en) * 2009-01-28 2010-07-29 Andrea Foletto Magnetic sensor with concentrator for increased sensing range
US20130207145A1 (en) * 2010-07-15 2013-08-15 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component
US8629539B2 (en) 2012-01-16 2014-01-14 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having non-conductive die paddle
US20140306329A1 (en) * 2013-04-15 2014-10-16 Kabushiki Kaisha Toshiba Semiconductor package
US9411025B2 (en) 2013-04-26 2016-08-09 Allegro Microsystems, Llc Integrated circuit package having a split lead frame and a magnet
US9494660B2 (en) 2012-03-20 2016-11-15 Allegro Microsystems, Llc Integrated circuit package having a split lead frame
US9573800B2 (en) * 2012-09-10 2017-02-21 Invensense, Inc. Pre-molded MEMS device package having conductive column coupled to leadframe and cover
US9666788B2 (en) 2012-03-20 2017-05-30 Allegro Microsystems, Llc Integrated circuit package having a split lead frame
US9720054B2 (en) 2014-10-31 2017-08-01 Allegro Microsystems, Llc Magnetic field sensor and electronic circuit that pass amplifier current through a magnetoresistance element
US9719806B2 (en) 2014-10-31 2017-08-01 Allegro Microsystems, Llc Magnetic field sensor for sensing a movement of a ferromagnetic target object
US9810519B2 (en) 2013-07-19 2017-11-07 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as tooth detectors
US9812588B2 (en) 2012-03-20 2017-11-07 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US9817078B2 (en) 2012-05-10 2017-11-14 Allegro Microsystems Llc Methods and apparatus for magnetic sensor having integrated coil
US9823092B2 (en) 2014-10-31 2017-11-21 Allegro Microsystems, Llc Magnetic field sensor providing a movement detector
US9823090B2 (en) 2014-10-31 2017-11-21 Allegro Microsystems, Llc Magnetic field sensor for sensing a movement of a target object
US10012518B2 (en) 2016-06-08 2018-07-03 Allegro Microsystems, Llc Magnetic field sensor for sensing a proximity of an object
US10041810B2 (en) 2016-06-08 2018-08-07 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as movement detectors
US10145908B2 (en) 2013-07-19 2018-12-04 Allegro Microsystems, Llc Method and apparatus for magnetic sensor producing a changing magnetic field
US10215550B2 (en) 2012-05-01 2019-02-26 Allegro Microsystems, Llc Methods and apparatus for magnetic sensors having highly uniform magnetic fields
US10234513B2 (en) 2012-03-20 2019-03-19 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US10260905B2 (en) 2016-06-08 2019-04-16 Allegro Microsystems, Llc Arrangements for magnetic field sensors to cancel offset variations
US10310028B2 (en) 2017-05-26 2019-06-04 Allegro Microsystems, Llc Coil actuated pressure sensor
US10324141B2 (en) 2017-05-26 2019-06-18 Allegro Microsystems, Llc Packages for coil actuated position sensors
US10495699B2 (en) 2013-07-19 2019-12-03 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having an integrated coil or magnet to detect a non-ferromagnetic target
US10641842B2 (en) 2017-05-26 2020-05-05 Allegro Microsystems, Llc Targets for coil actuated position sensors
US10712403B2 (en) 2014-10-31 2020-07-14 Allegro Microsystems, Llc Magnetic field sensor and electronic circuit that pass amplifier current through a magnetoresistance element
US10725100B2 (en) 2013-03-15 2020-07-28 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having an externally accessible coil
US10823586B2 (en) 2018-12-26 2020-11-03 Allegro Microsystems, Llc Magnetic field sensor having unequally spaced magnetic field sensing elements
US10837943B2 (en) 2017-05-26 2020-11-17 Allegro Microsystems, Llc Magnetic field sensor with error calculation
US10866117B2 (en) 2018-03-01 2020-12-15 Allegro Microsystems, Llc Magnetic field influence during rotation movement of magnetic target
US10921391B2 (en) 2018-08-06 2021-02-16 Allegro Microsystems, Llc Magnetic field sensor with spacer
US10955306B2 (en) 2019-04-22 2021-03-23 Allegro Microsystems, Llc Coil actuated pressure sensor and deformable substrate
US10991644B2 (en) 2019-08-22 2021-04-27 Allegro Microsystems, Llc Integrated circuit package having a low profile
US10996289B2 (en) 2017-05-26 2021-05-04 Allegro Microsystems, Llc Coil actuated position sensor with reflected magnetic field
US11061084B2 (en) 2019-03-07 2021-07-13 Allegro Microsystems, Llc Coil actuated pressure sensor and deflectable substrate
US11237020B2 (en) 2019-11-14 2022-02-01 Allegro Microsystems, Llc Magnetic field sensor having two rows of magnetic field sensing elements for measuring an angle of rotation of a magnet
US11255700B2 (en) 2018-08-06 2022-02-22 Allegro Microsystems, Llc Magnetic field sensor
US11262422B2 (en) 2020-05-08 2022-03-01 Allegro Microsystems, Llc Stray-field-immune coil-activated position sensor
US11280637B2 (en) 2019-11-14 2022-03-22 Allegro Microsystems, Llc High performance magnetic angle sensor
US11428755B2 (en) 2017-05-26 2022-08-30 Allegro Microsystems, Llc Coil actuated sensor with sensitivity detection
US11493361B2 (en) 2021-02-26 2022-11-08 Allegro Microsystems, Llc Stray field immune coil-activated sensor
DE102021118355A1 (en) 2021-07-15 2023-01-19 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung LEADFRAM POTING ARRANGEMENT AND PROCESS FOR MANUFACTURING QFN OPTOELECTRONIC PACKAGES
US11578997B1 (en) 2021-08-24 2023-02-14 Allegro Microsystems, Llc Angle sensor using eddy currents

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7554179B2 (en) * 2005-02-08 2009-06-30 Stats Chippac Ltd. Multi-leadframe semiconductor package and method of manufacture
TWI492335B (en) * 2013-02-08 2015-07-11 矽品精密工業股份有限公司 Electronic device and package structure thereof
US9219025B1 (en) 2014-08-15 2015-12-22 Infineon Technologies Ag Molded flip-clip semiconductor package
CN106129035B (en) * 2015-05-05 2021-01-29 恩智浦美国有限公司 Exposed-pad integrated circuit package with mold lock
US10008472B2 (en) * 2015-06-29 2018-06-26 Stmicroelectronics, Inc. Method for making semiconductor device with sidewall recess and related devices

Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778887A (en) * 1970-12-23 1973-12-18 Hitachi Ltd Electronic devices and method for manufacturing the same
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
US5134773A (en) * 1989-05-26 1992-08-04 Gerard Lemaire Method for making a credit card containing a microprocessor chip
US5172214A (en) * 1991-02-06 1992-12-15 Motorola, Inc. Leadless semiconductor device and method for making the same
US5417905A (en) * 1989-05-26 1995-05-23 Esec (Far East) Limited Method of making a card having decorations on both faces
US5637913A (en) * 1992-03-27 1997-06-10 Hitachi, Ltd. Leadframe semiconductor integrated circuit device using the same and method of and process for fabricating the two
US5854741A (en) * 1995-11-17 1998-12-29 Amkor Electronics, Inc. Unit printed circuit board carrier frame for ball grid array semiconductor packages and method for fabricating ball grid array semiconductor packages using the same
US5854740A (en) * 1995-04-27 1998-12-29 Lg Semicon Co., Ltd. Electronic circuit board with semiconductor chip mounted thereon, and manufacturing method therefor
US5863810A (en) * 1994-05-09 1999-01-26 Euratec B.V. Method for encapsulating an integrated circuit having a window
US5869353A (en) * 1997-11-17 1999-02-09 Dense-Pac Microsystems, Inc. Modular panel stacking process
US5877546A (en) * 1996-01-02 1999-03-02 Lg Semicon Co., Ltd. Semiconductor package with transparent window and fabrication method thereof
US5942794A (en) * 1996-10-22 1999-08-24 Matsushita Electronics Corporation Plastic encapsulated semiconductor device and method of manufacturing the same
US6043109A (en) * 1999-02-09 2000-03-28 United Microelectronics Corp. Method of fabricating wafer-level package
US6091134A (en) * 1997-08-22 2000-07-18 Enomoto Co., Ltd. Semiconductor lead frame and method for manufacturing the same
US6130473A (en) * 1998-04-02 2000-10-10 National Semiconductor Corporation Lead frame chip scale package
US6137160A (en) * 1998-04-24 2000-10-24 Sony Corporation Lead frame for semiconductor devices
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6215177B1 (en) * 1996-03-19 2001-04-10 Micron Technology, Inc. Tape under frame for conventional-type IC package assembly
US6229200B1 (en) * 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6281568B1 (en) * 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
US20020001869A1 (en) * 1997-02-18 2002-01-03 Joseph Fjelstad Semiconductor package having light sensitive chips
US6355502B1 (en) * 2000-04-25 2002-03-12 National Science Council Semiconductor package and method for making the same
US6377742B1 (en) * 1998-03-16 2002-04-23 Sumitomo Electric Industries, Ltd. Lead frame, optical module, and a method of optical module
USRE37690E1 (en) * 1987-02-25 2002-05-07 Hitachi, Ltd. Lead frame and semiconductor device
US20020105063A1 (en) * 2000-09-13 2002-08-08 Huat Lee Kock Stress-free lead frame
US6483177B1 (en) * 2000-10-09 2002-11-19 St Assembly Test Services Ltd Leaded semiconductor packages and method of trimming and singulating such packages
US20030073265A1 (en) * 2001-10-12 2003-04-17 Tom Hu Semiconductor package with singulation crease
US6563201B1 (en) * 2000-03-23 2003-05-13 Infineon Technologies Ag System carrier for a semiconductor chip having a lead frame
US6605866B1 (en) * 1999-12-16 2003-08-12 Amkor Technology, Inc. Stackable semiconductor package and method for manufacturing same
US20040178483A1 (en) * 2003-03-12 2004-09-16 Cheng-Ho Hsu Method of packaging a quad flat no-lead semiconductor and a quad flat no-lead semiconductor
US6841414B1 (en) * 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US6841888B2 (en) * 2003-06-04 2005-01-11 Yazaki Corporation Encapsulant for opto-electronic devices and method for making it
US20050067676A1 (en) * 2003-09-25 2005-03-31 Mahadevan Dave S. Method of forming a semiconductor package and structure thereof
US6885086B1 (en) * 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US6927483B1 (en) * 2003-03-07 2005-08-09 Amkor Technology, Inc. Semiconductor package exhibiting efficient lead placement
US20060148127A1 (en) * 2004-12-31 2006-07-06 Carsem Semiconductor Sdn. Bhd. Method of manufacturing a cavity package

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6333854A (en) 1986-07-28 1988-02-13 Dainippon Printing Co Ltd Integrated circuit package
JPS63188964A (en) 1987-01-31 1988-08-04 Dainippon Printing Co Ltd Integrated circuit package
JP2548939B2 (en) 1987-05-22 1996-10-30 大日本印刷株式会社 Lead frame for IC card
JPH01106456A (en) 1987-10-19 1989-04-24 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device
JPH02129948A (en) 1988-11-09 1990-05-18 Dainippon Printing Co Ltd Pre-molded type semiconductor device
JPH0369248A (en) 1989-08-08 1991-03-25 Nec Off Syst Ltd Telephone set
JPH0692076A (en) 1992-09-16 1994-04-05 Oki Electric Ind Co Ltd Lead frame form for ic card module
US6703700B2 (en) * 2001-10-12 2004-03-09 Cheng-Ho Hsu Semiconductor packaging structure
US20040089926A1 (en) * 2002-11-12 2004-05-13 Taiwan Ic Packaging Corporation Ultra thin semiconductor device
US20040130007A1 (en) * 2003-01-06 2004-07-08 Cheng-Ho Hsu Flat lead package for a semiconductor device
TWI253730B (en) * 2003-01-10 2006-04-21 Siliconware Precision Industries Co Ltd Semiconductor package with heat dissipating structure
TW591770B (en) * 2003-03-14 2004-06-11 Ind Tech Res Inst Packaging method for semiconductor device

Patent Citations (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778887A (en) * 1970-12-23 1973-12-18 Hitachi Ltd Electronic devices and method for manufacturing the same
USRE37690E1 (en) * 1987-02-25 2002-05-07 Hitachi, Ltd. Lead frame and semiconductor device
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
US5134773A (en) * 1989-05-26 1992-08-04 Gerard Lemaire Method for making a credit card containing a microprocessor chip
US5417905A (en) * 1989-05-26 1995-05-23 Esec (Far East) Limited Method of making a card having decorations on both faces
US5172214A (en) * 1991-02-06 1992-12-15 Motorola, Inc. Leadless semiconductor device and method for making the same
US5637913A (en) * 1992-03-27 1997-06-10 Hitachi, Ltd. Leadframe semiconductor integrated circuit device using the same and method of and process for fabricating the two
US5863810A (en) * 1994-05-09 1999-01-26 Euratec B.V. Method for encapsulating an integrated circuit having a window
US5854740A (en) * 1995-04-27 1998-12-29 Lg Semicon Co., Ltd. Electronic circuit board with semiconductor chip mounted thereon, and manufacturing method therefor
US5854741A (en) * 1995-11-17 1998-12-29 Amkor Electronics, Inc. Unit printed circuit board carrier frame for ball grid array semiconductor packages and method for fabricating ball grid array semiconductor packages using the same
US5877546A (en) * 1996-01-02 1999-03-02 Lg Semicon Co., Ltd. Semiconductor package with transparent window and fabrication method thereof
US6215177B1 (en) * 1996-03-19 2001-04-10 Micron Technology, Inc. Tape under frame for conventional-type IC package assembly
US5942794A (en) * 1996-10-22 1999-08-24 Matsushita Electronics Corporation Plastic encapsulated semiconductor device and method of manufacturing the same
US20020001869A1 (en) * 1997-02-18 2002-01-03 Joseph Fjelstad Semiconductor package having light sensitive chips
US6091134A (en) * 1997-08-22 2000-07-18 Enomoto Co., Ltd. Semiconductor lead frame and method for manufacturing the same
US5869353A (en) * 1997-11-17 1999-02-09 Dense-Pac Microsystems, Inc. Modular panel stacking process
US6377742B1 (en) * 1998-03-16 2002-04-23 Sumitomo Electric Industries, Ltd. Lead frame, optical module, and a method of optical module
US6130473A (en) * 1998-04-02 2000-10-10 National Semiconductor Corporation Lead frame chip scale package
US6137160A (en) * 1998-04-24 2000-10-24 Sony Corporation Lead frame for semiconductor devices
US6229200B1 (en) * 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6242281B1 (en) * 1998-06-10 2001-06-05 Asat, Limited Saw-singulated leadless plastic chip carrier
US6433277B1 (en) * 1998-06-24 2002-08-13 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6684496B2 (en) * 1998-06-24 2004-02-03 Amkor Technology, Inc. Method of making an integrated circuit package
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6630728B2 (en) * 1998-06-24 2003-10-07 Amkor Technology, Inc. Plastic integrated circuit package and leadframe for making the package
US6281568B1 (en) * 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
US6455356B1 (en) * 1998-10-21 2002-09-24 Amkor Technology Methods for moding a leadframe in plastic integrated circuit devices
US6521987B1 (en) * 1998-10-21 2003-02-18 Amkor Technology, Inc. Plastic integrated circuit device package and method for making the package
US6043109A (en) * 1999-02-09 2000-03-28 United Microelectronics Corp. Method of fabricating wafer-level package
US6605866B1 (en) * 1999-12-16 2003-08-12 Amkor Technology, Inc. Stackable semiconductor package and method for manufacturing same
US6563201B1 (en) * 2000-03-23 2003-05-13 Infineon Technologies Ag System carrier for a semiconductor chip having a lead frame
US6355502B1 (en) * 2000-04-25 2002-03-12 National Science Council Semiconductor package and method for making the same
US20020105063A1 (en) * 2000-09-13 2002-08-08 Huat Lee Kock Stress-free lead frame
US6867483B2 (en) * 2000-09-13 2005-03-15 Carsen Semiconductor Sdn. Bhd. Stress-free lead frame
US6483177B1 (en) * 2000-10-09 2002-11-19 St Assembly Test Services Ltd Leaded semiconductor packages and method of trimming and singulating such packages
US20030073265A1 (en) * 2001-10-12 2003-04-17 Tom Hu Semiconductor package with singulation crease
US6611047B2 (en) * 2001-10-12 2003-08-26 Amkor Technology, Inc. Semiconductor package with singulation crease
US6885086B1 (en) * 2002-03-05 2005-04-26 Amkor Technology, Inc. Reduced copper lead frame for saw-singulated chip package
US6841414B1 (en) * 2002-06-19 2005-01-11 Amkor Technology, Inc. Saw and etch singulation method for a chip package
US6927483B1 (en) * 2003-03-07 2005-08-09 Amkor Technology, Inc. Semiconductor package exhibiting efficient lead placement
US20040178483A1 (en) * 2003-03-12 2004-09-16 Cheng-Ho Hsu Method of packaging a quad flat no-lead semiconductor and a quad flat no-lead semiconductor
US6841888B2 (en) * 2003-06-04 2005-01-11 Yazaki Corporation Encapsulant for opto-electronic devices and method for making it
US20050067676A1 (en) * 2003-09-25 2005-03-31 Mahadevan Dave S. Method of forming a semiconductor package and structure thereof
US20060148127A1 (en) * 2004-12-31 2006-07-06 Carsem Semiconductor Sdn. Bhd. Method of manufacturing a cavity package

Cited By (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7816772B2 (en) * 2007-03-29 2010-10-19 Allegro Microsystems, Inc. Methods and apparatus for multi-stage molding of integrated circuit package
US20100330708A1 (en) * 2007-03-29 2010-12-30 Allegro Microsystems, Inc. Methods for multi-stage molding of integrated circuit package
US8143169B2 (en) 2007-03-29 2012-03-27 Allegro Microsystems, Inc. Methods for multi-stage molding of integrated circuit package
US20080237818A1 (en) * 2007-03-29 2008-10-02 Engel Raymond W Methods and apparatus for multi-stage molding of integrated circuit package
US20100141249A1 (en) * 2008-12-05 2010-06-10 Virgil Ararao Magnetic Field Sensors and Methods for Fabricating the Magnetic Field Sensors
US8461677B2 (en) 2008-12-05 2013-06-11 Allegro Microsystems, Llc Magnetic field sensors and methods for fabricating the magnetic field sensors
US8486755B2 (en) 2008-12-05 2013-07-16 Allegro Microsystems, Llc Magnetic field sensors and methods for fabricating the magnetic field sensors
US20100188078A1 (en) * 2009-01-28 2010-07-29 Andrea Foletto Magnetic sensor with concentrator for increased sensing range
US8860062B2 (en) * 2010-07-15 2014-10-14 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component
US20130207145A1 (en) * 2010-07-15 2013-08-15 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component
US9620705B2 (en) 2012-01-16 2017-04-11 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having non-conductive die paddle
US8629539B2 (en) 2012-01-16 2014-01-14 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having non-conductive die paddle
US9299915B2 (en) 2012-01-16 2016-03-29 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having non-conductive die paddle
US10333055B2 (en) 2012-01-16 2019-06-25 Allegro Microsystems, Llc Methods for magnetic sensor having non-conductive die paddle
US11677032B2 (en) 2012-03-20 2023-06-13 Allegro Microsystems, Llc Sensor integrated circuit with integrated coil and element in central region of mold material
US11828819B2 (en) 2012-03-20 2023-11-28 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US9494660B2 (en) 2012-03-20 2016-11-15 Allegro Microsystems, Llc Integrated circuit package having a split lead frame
US11444209B2 (en) 2012-03-20 2022-09-13 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with an integrated coil enclosed with a semiconductor die by a mold material
US10916665B2 (en) 2012-03-20 2021-02-09 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with an integrated coil
US9666788B2 (en) 2012-03-20 2017-05-30 Allegro Microsystems, Llc Integrated circuit package having a split lead frame
US10234513B2 (en) 2012-03-20 2019-03-19 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US10230006B2 (en) 2012-03-20 2019-03-12 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with an electromagnetic suppressor
US9812588B2 (en) 2012-03-20 2017-11-07 Allegro Microsystems, Llc Magnetic field sensor integrated circuit with integral ferromagnetic material
US10215550B2 (en) 2012-05-01 2019-02-26 Allegro Microsystems, Llc Methods and apparatus for magnetic sensors having highly uniform magnetic fields
US9817078B2 (en) 2012-05-10 2017-11-14 Allegro Microsystems Llc Methods and apparatus for magnetic sensor having integrated coil
US11680996B2 (en) 2012-05-10 2023-06-20 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having integrated coil
US9573800B2 (en) * 2012-09-10 2017-02-21 Invensense, Inc. Pre-molded MEMS device package having conductive column coupled to leadframe and cover
US10725100B2 (en) 2013-03-15 2020-07-28 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having an externally accessible coil
TWI512914B (en) * 2013-04-15 2015-12-11 Toshiba Kk Semiconductor package
US20140306329A1 (en) * 2013-04-15 2014-10-16 Kabushiki Kaisha Toshiba Semiconductor package
US9041190B2 (en) * 2013-04-15 2015-05-26 Kabushiki Kaisha Toshiba Semiconductor package
US9411025B2 (en) 2013-04-26 2016-08-09 Allegro Microsystems, Llc Integrated circuit package having a split lead frame and a magnet
US10670672B2 (en) 2013-07-19 2020-06-02 Allegro Microsystems, Llc Method and apparatus for magnetic sensor producing a changing magnetic field
US10495699B2 (en) 2013-07-19 2019-12-03 Allegro Microsystems, Llc Methods and apparatus for magnetic sensor having an integrated coil or magnet to detect a non-ferromagnetic target
US10145908B2 (en) 2013-07-19 2018-12-04 Allegro Microsystems, Llc Method and apparatus for magnetic sensor producing a changing magnetic field
US9810519B2 (en) 2013-07-19 2017-11-07 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as tooth detectors
US10254103B2 (en) 2013-07-19 2019-04-09 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as tooth detectors
US11313924B2 (en) 2013-07-19 2022-04-26 Allegro Microsystems, Llc Method and apparatus for magnetic sensor producing a changing magnetic field
US9720054B2 (en) 2014-10-31 2017-08-01 Allegro Microsystems, Llc Magnetic field sensor and electronic circuit that pass amplifier current through a magnetoresistance element
US9823092B2 (en) 2014-10-31 2017-11-21 Allegro Microsystems, Llc Magnetic field sensor providing a movement detector
US9719806B2 (en) 2014-10-31 2017-08-01 Allegro Microsystems, Llc Magnetic field sensor for sensing a movement of a ferromagnetic target object
US11307054B2 (en) 2014-10-31 2022-04-19 Allegro Microsystems, Llc Magnetic field sensor providing a movement detector
US10712403B2 (en) 2014-10-31 2020-07-14 Allegro Microsystems, Llc Magnetic field sensor and electronic circuit that pass amplifier current through a magnetoresistance element
US9823090B2 (en) 2014-10-31 2017-11-21 Allegro Microsystems, Llc Magnetic field sensor for sensing a movement of a target object
US10753768B2 (en) 2014-10-31 2020-08-25 Allegro Microsystems, Llc Magnetic field sensor providing a movement detector
US10753769B2 (en) 2014-10-31 2020-08-25 Allegro Microsystems, Llc Magnetic field sensor providing a movement detector
US10260905B2 (en) 2016-06-08 2019-04-16 Allegro Microsystems, Llc Arrangements for magnetic field sensors to cancel offset variations
US10012518B2 (en) 2016-06-08 2018-07-03 Allegro Microsystems, Llc Magnetic field sensor for sensing a proximity of an object
US10837800B2 (en) 2016-06-08 2020-11-17 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as movement detectors
US10041810B2 (en) 2016-06-08 2018-08-07 Allegro Microsystems, Llc Arrangements for magnetic field sensors that act as movement detectors
US10310028B2 (en) 2017-05-26 2019-06-04 Allegro Microsystems, Llc Coil actuated pressure sensor
US11768256B2 (en) 2017-05-26 2023-09-26 Allegro Microsystems, Llc Coil actuated sensor with sensitivity detection
US10641842B2 (en) 2017-05-26 2020-05-05 Allegro Microsystems, Llc Targets for coil actuated position sensors
US11428755B2 (en) 2017-05-26 2022-08-30 Allegro Microsystems, Llc Coil actuated sensor with sensitivity detection
US10996289B2 (en) 2017-05-26 2021-05-04 Allegro Microsystems, Llc Coil actuated position sensor with reflected magnetic field
US11320496B2 (en) 2017-05-26 2022-05-03 Allegro Microsystems, Llc Targets for coil actuated position sensors
US11073573B2 (en) 2017-05-26 2021-07-27 Allegro Microsystems, Llc Packages for coil actuated position sensors
US10649042B2 (en) 2017-05-26 2020-05-12 Allegro Microsystems, Llc Packages for coil actuated position sensors
US10837943B2 (en) 2017-05-26 2020-11-17 Allegro Microsystems, Llc Magnetic field sensor with error calculation
US10324141B2 (en) 2017-05-26 2019-06-18 Allegro Microsystems, Llc Packages for coil actuated position sensors
US11313700B2 (en) 2018-03-01 2022-04-26 Allegro Microsystems, Llc Magnetic field influence during rotation movement of magnetic target
US10866117B2 (en) 2018-03-01 2020-12-15 Allegro Microsystems, Llc Magnetic field influence during rotation movement of magnetic target
US11255700B2 (en) 2018-08-06 2022-02-22 Allegro Microsystems, Llc Magnetic field sensor
US10921391B2 (en) 2018-08-06 2021-02-16 Allegro Microsystems, Llc Magnetic field sensor with spacer
US11686599B2 (en) 2018-08-06 2023-06-27 Allegro Microsystems, Llc Magnetic field sensor
US10823586B2 (en) 2018-12-26 2020-11-03 Allegro Microsystems, Llc Magnetic field sensor having unequally spaced magnetic field sensing elements
US11061084B2 (en) 2019-03-07 2021-07-13 Allegro Microsystems, Llc Coil actuated pressure sensor and deflectable substrate
US10955306B2 (en) 2019-04-22 2021-03-23 Allegro Microsystems, Llc Coil actuated pressure sensor and deformable substrate
US10991644B2 (en) 2019-08-22 2021-04-27 Allegro Microsystems, Llc Integrated circuit package having a low profile
US11237020B2 (en) 2019-11-14 2022-02-01 Allegro Microsystems, Llc Magnetic field sensor having two rows of magnetic field sensing elements for measuring an angle of rotation of a magnet
US11280637B2 (en) 2019-11-14 2022-03-22 Allegro Microsystems, Llc High performance magnetic angle sensor
US11262422B2 (en) 2020-05-08 2022-03-01 Allegro Microsystems, Llc Stray-field-immune coil-activated position sensor
US11493361B2 (en) 2021-02-26 2022-11-08 Allegro Microsystems, Llc Stray field immune coil-activated sensor
DE102021118355A1 (en) 2021-07-15 2023-01-19 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung LEADFRAM POTING ARRANGEMENT AND PROCESS FOR MANUFACTURING QFN OPTOELECTRONIC PACKAGES
US11578997B1 (en) 2021-08-24 2023-02-14 Allegro Microsystems, Llc Angle sensor using eddy currents

Also Published As

Publication number Publication date
US20080286901A1 (en) 2008-11-20
US7741161B2 (en) 2010-06-22
US20050146057A1 (en) 2005-07-07

Similar Documents

Publication Publication Date Title
US7741161B2 (en) Method of making integrated circuit package with transparent encapsulant
US7365420B2 (en) Semiconductor packages and methods for making and using same
US6545332B2 (en) Image sensor of a quad flat package
US6117382A (en) Method for encasing array packages
US8836101B2 (en) Multi-chip semiconductor packages and assembly thereof
US7405100B1 (en) Packaging of a semiconductor device with a non-opaque cover
TWI316740B (en) Package having exposed integrated circuit device
US8115299B2 (en) Semiconductor device, lead frame and method of manufacturing semiconductor device
US5923958A (en) Method for semiconductor chip packaging
US20050184404A1 (en) Photosensitive semiconductor package with support member and method for fabricating the same
US20110037136A1 (en) Integrated circuit package system with image sensor system
US7888179B2 (en) Semiconductor device including a semiconductor chip which is mounted spaning a plurality of wiring boards and manufacturing method thereof
US20080224293A1 (en) Method And Apparatus For Fabricating A Plurality Of Semiconductor Devices
JP3686287B2 (en) Manufacturing method of semiconductor device
US20090026593A1 (en) Thin semiconductor die packages and associated systems and methods
JP2002009097A (en) Semiconductor device and method of manufacturing the same
JPH06252316A (en) Method for forming plastic member on lead frame
KR101106329B1 (en) Method of packaging an optical sensor
JP3660854B2 (en) Manufacturing method of semiconductor device
US6927485B2 (en) Substrate for semiconductor package
US20020048851A1 (en) Process for making a semiconductor package
JPH04340751A (en) Plastic molded type semiconductor device
US11916090B2 (en) Tapeless leadframe package with exposed integrated circuit die
JP2004063680A (en) Method of manufacturing chip array type ball grid array package for substrate on chip
KR102102034B1 (en) Manufacturing method of qfn semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: CARSEM (M) SDN. BHD., MALAYSIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KHOR, LEK AH;LEE, HUAT KOCK;CHAN, MENG BOON;AND OTHERS;REEL/FRAME:016447/0390;SIGNING DATES FROM 20050303 TO 20050308

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION