US20050194584A1 - LED fabrication via ion implant isolation - Google Patents
LED fabrication via ion implant isolation Download PDFInfo
- Publication number
- US20050194584A1 US20050194584A1 US10/987,627 US98762704A US2005194584A1 US 20050194584 A1 US20050194584 A1 US 20050194584A1 US 98762704 A US98762704 A US 98762704A US 2005194584 A1 US2005194584 A1 US 2005194584A1
- Authority
- US
- United States
- Prior art keywords
- layer
- diode
- type
- junction
- epitaxial layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2654—Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/025—Physical imperfections, e.g. particular concentration or distribution of impurities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/24—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate of the light emitting region, e.g. non-planar junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/14—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a carrier transport control structure, e.g. highly-doped semiconductor layer or current-blocking structure
- H01L33/145—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a carrier transport control structure, e.g. highly-doped semiconductor layer or current-blocking structure with a current-blocking structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of group III and group V of the periodic system
- H01L33/32—Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
Definitions
- the color emitted by a light emitting diode depends upon the nature of the semiconductor material from which it is formed. As particularly set forth in the commonly assigned patents and applications, light in the green, blue, violet, and ultraviolet portions of the electromagnetic spectrum has higher energy compared with red or yellow light. Such high energy light can typically only be generated using materials having a wide band gap, that is, a bandgap sufficient to create photons with the required energy.
- FIG. 2 is a cross-sectional diagram of the basic elements of an LED before and after a mesa is formed and a metal contact is added.
- Light-emitting diodes in Group III nitrides such as GaN are not limited to using n-type substrates and p-type top layers. There are, however, a number of reasons, well understood in this art, as to why n-type SiC substrates are more commonly used. Thus, the invention could also include implanting an n-type layer to increase its resistivity. Because the use of n-type substrates is more common, however, most of the description herein will refer to such structures.
- the ohmic contacts 55 and the die attach metal 56 can be selected to act as a mirror or reflector to enhance the eventual output or the diode 50 when packaged and in use.
- an additional metal layer (or layers) can be included for this purpose.
- other metal layers may be included in the metal stack for other purposes, such as barrier layers for preventing diffusion of contaminants and bonding layers for bonding external contacts to the device.
Abstract
A semiconductor light emitting diode includes a semiconductor substrate, an epitaxial layer of n-type Group III nitride on the substrate, a p-type epitaxial layer of Group III nitride on the n-type epitaxial layer and forming a p-n junction with the n-type layer, and a resistive gallium nitride region on the n-type epitaxial layer and adjacent the p-type epitaxial layer for electrically isolating portions of the p-n junction. A metal contact layer is formed on the p-type epitaxial layer. Some embodiments include a semiconductor substrate, an epitaxial layer of n-type Group III nitride on the substrate, a p-type epitaxial layer of Group III nitride on the n-type epitaxial layer and forming a p-n junction with the n-type layer, wherein portions of the epitaxial region are patterned into a mesa and wherein the sidewalls of the mesa comprise a resistive Group III nitride region for electrically isolating portions of the p-n junction. In method embodiments disclosed, the resistive border is formed by forming an implant mask on the p-type epitaxial region and implanting ions into portions of the p-type epitaxial region to render portions of the p-type epitaxial region semi-insulating. A photoresist mask or a sufficiently thick metal layer may be used as the implant mask. In some method embodiments, a mesa is formed in the epitaxial region prior to implantation. During implantation, the epiwafer is mounted at an angle such that ions are implanted directly into the sidewalls of the mesa, thereby rendering portions of the mesa semi-insulating. The epiwafer may be rotated during ion implantation.
Description
- This application claims priority from application No. 60/519,197 filed Nov. 12, 2003 for “LED Fabrication via Ion Implant Isolation.”
- The present invention relates to the manufacture and packaging of semiconductor light emitting diodes (“LED”). An LED is a semiconductor device that emits light whenever current passes through it. In its simplest form, a light emitting diode includes a p-type portion and an n-type portion to define a p-n junction diode. When mounted on a lead frame and encased in an encapsulant (usually a polymer), the overall LED package is also referred to as a “lamp.”
- Because of the high reliability, long life and generally low cost of LEDs, they have gained wide acceptance in a variety of lighting applications in many fields of application.
- LED lamps are extremely tough. They typically do not include glass and avoid filaments entirely. As a result, LED lamps can take abuse far beyond that of the incandescent lamp and their high reliability can greatly reduce or eliminate many maintenance factors and costs.
- LED lamps can be extremely efficient, e.g., emitting light equal to an incandescent lamp while consuming only 10 percent of the electricity. Many LEDs have life spans of 100,000 hours; i.e. equivalent to over 11 years of continuous use. Therefore, from a statistical standpoint, most LED's will never fail once they are initially tested (typically as part of the production process). LED lamps are excellent for use in unusual or difficult environments such as near explosive gases or liquids. Although individual light choices (solid state versus incandescent or fluorescent) still must be designed and tested for each particular use, as a general rule, LED lights are a safer choice in a wide variety of applications.
- LED lamps are energy efficient and environmentally friendly. They minimize the use of electricity and batteries, and their relatively low current requirements means they can be solar powered more easily.
- The nature, structure and operation of LEDs is generally well-understood. A conceptual discussion and understanding of the nature and operation of light emitting diodes and the physics and chemistry that support their operation, can be found for example in textbooks such as Sze, P
HYSICS OF SEMICONDUCTOR DEVICES, 2d Ed. (1981) and Sze, MODERN SEMICONDUCTOR DEVICE PHYSICS (1998). - A number of commonly assigned patents and co-pending patent applications likewise discuss the theory and nature of light emitting diodes, including but not limited to U.S. Pat. Nos. 6,459,100; 6,373,077; 6,201,262; 6,187,606; 5,912,477; 5,416,342; and 5,838,706; and Published U.S. Applications Nos. 20020022290; 20020093020; and 20020123164. The contents of these are incorporated entirely herein by reference.
- As all of these sources attest, the color emitted by a light emitting diode depends upon the nature of the semiconductor material from which it is formed. As particularly set forth in the commonly assigned patents and applications, light in the green, blue, violet, and ultraviolet portions of the electromagnetic spectrum has higher energy compared with red or yellow light. Such high energy light can typically only be generated using materials having a wide band gap, that is, a bandgap sufficient to create photons with the required energy. (“Bandgap” is an intrinsic quality of a semiconductor material that determines the energy released when a photon is generated in the material.) Silicon carbide, gallium nitride, and other Group III nitrides, as well as certain II-VI compounds such as ZnSe and ZnS are examples of wide-bandgap semiconductor materials capable of generating blue, green and/or UV light. As further set forth in the incorporated references, of these materials, gallium nitride and other Group III nitrides have begun to emerge as favorite materials for LED production.
- For a number of packaging and use applications, a favored design for a light emitting diode is the “vertical” orientation. The term “vertical” is not used to describe the final position of the overall device, but instead to describe an orientation within the device in which the electrical contacts used to direct current through the device and its p-n junction are positioned on opposite faces (axially) from one another in the device. Thus, in its most basic form, a vertical device includes a conductive substrate, a metal contact on one face of the substrate, two or more epitaxial layers on the opposite face of the substrate to form the p-n light-emitting junction, and a top contact on the top epitaxial layer to provide a current path through the layers and their junction and the substrate to the substrate contact.
- In the latest-generation LEDs produced by the assignee of the present invention, e.g., published U.S. Application No. 20020123164, the basic LED structure includes a silicon carbide substrate, an n-type gallium nitride epitaxial layer on the substrate, a p-type gallium nitride layer on the n-type layer, thereby forming a p-n junction and a metal stack on the p-type layer, which also forms the top contact to the device. It has been found that the emission of light from such devices can be enhanced by carefully selecting the transparency and geometry of the substrate to maximize the emission of light based upon its expected wavelength and the index of refraction of the silicon carbide substrate and potentially that of the packaging material. Accordingly, in the latest commercial embodiments, the light emitting diode is positioned on a lead frame with the epitaxial layers of the diode adjacent the lead frame with the silicon carbide substrate above them. This orientation is sometimes referred to as “flip chip” or “junction down” and will be discussed in more detail with respect to the drawings. The leadframe is the metal frame onto which a die is attached and bonded. Parts of the leadframe may become the external connections of the circuit.
- Although the “flip chip” design is advantageous, it may result in a very small tolerance or space between and among the lead frame, the die attachment metal, the metal contact layers of the device, and the terminal edges of the epitaxial layers. Because the epitaxial layers include and define the p-n junction, the tolerances between the metal and the junction can be as small as 1-5 microns. Accordingly when the LED is mounted in a substrate-up, junction-down orientation on the lead frame, and with a metal (or other functionally conductive material) being used to provide an electrical contact between the lead frame and the ohmic contact to the p-type portion of the diode, the metal used to attach the LED to the lead frame can inadvertently make contact with the n-type layer and form a parasitic (i.e. unwanted) metal-semiconductor connection known to those skilled in the art as a Schottky contact.
- Additionally, the passivation layer (typically silicon nitride) that is often added to protect the diode can crack following thermal or mechanical stress and thus provide additional possibilities for the development of undesired contacts to the epitaxial layers of the device.
- By way of comparison and explanation, the problem described is essentially non-existent when diodes are positioned on the lead frame with the substrate rather than the epitaxial layers adjacent the lead frame. In such cases, the direct electrical contact between the die attachment metal and the (typically) n-type silicon carbide substrate is of course desired in order to provide current flow through the substrate and the junction.
- In a typical LED manufacturing process, epitaxial layers of one or more semiconducting materials are grown on a semiconductor substrate wafer. Such wafers are typically between 2 inches and 4 inches in diameter, depending upon the semiconductor materials being used. Because individual LED die are typically quite small (e.g., 300×300 microns), a large quantity of LED die may be formed on a substrate wafer and its epitaxial layers in a geometric grid pattern. In order to successfully produce individual devices, the LED die in the grid must be separated from one another, both physically and electrically. Once the LEDs have been formed on a wafer, they are then separated into individual die, or groups of die, using well understood separation techniques such as sawing, scribe-and-break or the like.
- The process of die separation may be harmful to exposed p-n junction regions. Therefore, prior to separation, it is known to isolate individual die while they remain on the wafer. The most typical method of isolation, which also serves to clearly define the devices and the location for their ohmic contacts, is to carry out one or more photolithography steps and etching the epitaxial layers to define a junction-containing mesa for each device or device precursor.
- Although photolithography is a useful technique in semiconductor design and manufacturing, it requires specific equipment and materials and adds process steps. For example, a typical photolithography process can include the steps of adding a layer of photoresist (typically a polymer resin sensitive to light) to a semiconductor structure, positioning a mask over the photoresist, exposing the photoresist to a frequency of light to which it responds (by undergoing a chemical change; usually its solubility in a particular solvent), etching the photoresist to remove the exposed or unexposed pattern (depending upon the resist selected), and then carrying out the next desired step on the remaining pattern. In particular, when the purpose of the patterning step is to define an etch pattern in a GaN-based layer, GaN's chemical, physical, and thermal stability (which are favorable characteristics in finished devices) can cause additional difficulties if the etchant removes the resist before fully removing the desired pattern of material.
- Accordingly, forming mesa-type LEDs that include a top contact metal layer will typically require at least two full sets of these steps; one set for patterning and etching the mesa and another set for patterning and depositing the metal contact layer.
- Therefore, improvements in isolating devices from one another can provide corresponding improvements in the structure and performance of LEDs and LED layers.
-
FIG. 1 is a cross-sectional diagram of an LED according to the prior art mounted on a lead frame in a flip-chip orientation. -
FIG. 2 is a cross-sectional diagram of the basic elements of an LED before and after a mesa is formed and a metal contact is added. -
FIG. 3 is a cross-sectional diagram of an LED and schematically illustrating implantation according to embodiments of the present invention. -
FIG. 4 is a cross-sectional diagram of an LED according to the invention mounted on a lead frame in a flip-chip orientation. - FIGS. 5(A) through 5(D) are progressive schematic cross-sectional views of the method steps of embodiments of the invention.
- FIGS. 6(A) through 6(D) are progressive schematic cross-sectional views of the method steps of further embodiments of the invention.
-
FIG. 7 is a cross-sectional illustration of embodiments of the invention packaged in lamp form. -
FIG. 8 is a cross-sectional diagram of an LED schematically illustrating implantation according to further embodiments of the present invention. - The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. Moreover, it will be understood that when a first element or layer is described as “in electrical contact” with a second element or layer, the first and second elements or layers need not be in direct physical contact with one another, but may be connected by intervening conductive elements or layers which permit current flow between the first and second elements or layers.
-
FIG. 1 is a cross-sectional schematic view of a light emitting diode broadly designated at 20 and illustrated in a manner that illustrates the potential problems than can arise when light emitting diodes mounted in certain orientations. Although thelight emitting diode 20 is shown in fairly simplified fashion, it will be understood by those of ordinary skill in this art that thedevice 20 can be more sophisticated (i.e. include more elements) than illustrated herein. In the present circumstances, however, the invention can be clearly understood using basic illustrations. An exemplary diode of the type illustrated at 20 and some of its variations are also described in commonly assigned and co-pending application Publication No. U.S. 20020123164, the contents of which are incorporated entirely herein by reference. - The
diode 20 includes asubstrate 21 which may be n-type silicon carbide having a polytype selected from the group consisting of the 2H, 4H, 6H, 8H, 15R, and 3C polytypes of silicon carbide. The diode portion of thedevice 20 is illustrated by the respective n-typegallium nitride region 22 and p-typegallium nitride region 23, which together define ap-n junction 24.Region 22 andregion 23 may each comprise a single layer or a group of related layers having different compositions, thicknesses, dopant concentrations or other qualities. Thediode 20 also includes anohmic contact 25 to the p-type galliumnitride epitaxial region 23 and a die attachmetal 26 in electrical contact with the ohmic contact. As described in U.S. patent application Ser. No. 10/200,244 which is incorporated herein by reference as if fully set forth herein the die attachmetal 26 may physically contact a bond pad (not shown) such as a gold or silver layer. Moreover, reflector, barrier, and other metal layers (not shown) may be formed between die attachmetal 26 and theohmic contact 25.Ohmic contact 15 may be formed onsubstrate 21 to form a vertical device as described above, and awire lead 29 may be connected to contact 15 for connecting the device to an external circuit. Moreover, in the device illustrated inFIG. 1 , apassivation layer 5 comprising an insulating material such as silicon nitride or silicon dioxide or an insulating polymer such as polyamide covers and protects the exposed surfaces of theepitaxial regions - The
diode 20 is typically mounted on a metal or metallizedlead frame 27, which provides an electrical contact between thediode 20 and an external circuit. As set forth in the background, in typical environments, the die attachmetal 26 is formed of a metal that melts at a relatively low temperature, e.g., lower than theohmic contact 25 and low enough such that other package components are not damaged during the die attach process. Accordingly, die attachmetal 26 may comprise a solder such as tin or an alloy such as gold/tin. The die attach metal permits thediode 20 to be mounted on the lead frame quickly and easily via soldering or thermosonic bonding. In this regard,FIG. 1 also illustrates that if the die attach metal is formed imprecisely (which is always a possibility given the very small scale and size of most devices) aportion 30 of the die attachmetal 26 can extend beyond the desired contact with theohmic contact 25 and can contact the p-typegallium nitride region 23 or the n-typegallium nitride region 22. In these circumstances, the imprecise orunwanted portion 30 of the die attach metal may contact n-typegallium nitride layer 22 and can form an unwanted and parasitic Schottky diode with the n-type layer 22, or if it extends far enough, with the n-typesilicon carbide substrate 21. -
FIG. 2 illustrates a conventional manner of defining or isolating a junction in a light-emitting diode. As in the case ofFIG. 1 , the diode (broadly designated at 32) has been illustrated in its most fundamental aspects and can include additional elements that for the sake of clarity are not illustrated inFIG. 2 . As in the case of thediode 20 inFIG. 1 , thediode 32 includes an n-typesilicon carbide substrate 33, an n-type epitaxial layer ofgallium nitride 34 on thesubstrate 33, and a p-type layer ofgallium nitride 35 on the n-type layer, and defining thep-n junction 36. In order to define and isolate the junction, theepitaxial layers FIG. 2 , which also shows anohmic contact 37 to the p-type epitaxial layer 35. In many circumstances, thejunction 36 within the mesa formed by etching thelayers junction 36 from external contamination and/or damage during die separation, packaging, or other processing steps, or during operation. - As recognized by those of skill in this art, in order to form the
layers -
FIG. 3 is a broad schematic illustration of a junction-defining method of embodiments of the present invention. The method comprises implanting ions represented schematically by thearrows 40 into an epitaxial layer 41 in the diode broadly designated at 42 adjacent thep-n junction 43. Epitaxial layer 41 has a first conductivity type (illustrated inFIG. 3 as p-type). The type and amount of the implanted ions increase the resistivity of implantedregion 44 and may render the implantedregion 44 highly resistive and/or semi-insulating. In this context, “highly resistive” means that the material is sufficiently resistive such that negligible current flow occurs when a voltage bias is applied to the anodes of adjacent die on a wafer. That is, the material in implantedregions 44 is considered highly resistive for purposes of this invention if it substantially electrically isolates adjacent die. In some embodiments, the resistivity of the implantedregions 44 is at least 2000 Ω-cm. If the resistivity of the material is sufficiently high, the material may be considered semi-insulating (or “i-type”) material rather than p-type or n-type semiconductor material. In general, material having a resistivity in excess of 1×105 Ω-cm at room temperature may be considered semi-insulating for purposes of this invention. - The
ions 40 may be implanted in a pattern that defines an implantedperimeter 44 as more clearly illustrated inFIG. 3A . Theperimeter 44 may be sufficiently doped with the implantedions 40 to be highly resistive to thereby isolate or define thejunction 43 with the implantedperimeter 44.FIG. 3 also illustrates the n-type layer 45, thesubstrate 46, and themetal contact 47. The dashed lines in the epitaxial layer 41 also help illustrate the location of the perimeter in the view ofFIG. 3 . - In some embodiments,
substrate 46 may comprise n-type silicon carbide having a polytype selected from the group consisting of the 2H, 4H, 6H, 8H, 15R, and 3C polytypes of silicon carbide. It will be appreciated by those skilled in the art, however, thatsubstrate 46 could comprise another material such as sapphire, gallium nitride, aluminum nitride or another suitable material such as MgO, spinel, silicon or ZnO. Moreover, thesubstrate 46 may be conductive to permit the formation of a vertical device, or thesubstrate 46 could be insulating or semi-insulating. - In some embodiments of the invention,
metal contact 47 may serve as the implant mask for implantingions 40 into the device. For example, ifmetal contact 47 comprises a metal stack with sufficient thickness to preventions 40 from reaching layer 41, then it may be possible to avoid depositing a separate implant mask. - As
FIG. 3 schematically illustrates, in one embodiment, the method comprises implanting ions such as nitrogen or phosphorus in the p-type layer of gallium nitride. Other ions can be used to increase the resistivity of the region via implantation, including hydrogen, helium, aluminum and N2. Other aspects of the method will be illustrated with respect toFIG. 5 . - The implantation can be carried out in conventional fashion and at room temperature. As presently best understood (and without being limited by a particular theory), the implanting ions create damage within the GaN to produce deep levels within the bandgap. These in turn trap free carriers in the GaN thus rendering the material highly resistive.
- Light-emitting diodes in Group III nitrides such as GaN are not limited to using n-type substrates and p-type top layers. There are, however, a number of reasons, well understood in this art, as to why n-type SiC substrates are more commonly used. Thus, the invention could also include implanting an n-type layer to increase its resistivity. Because the use of n-type substrates is more common, however, most of the description herein will refer to such structures.
- Although light emitting diodes that incorporate two layers (n and p-type) of gallium nitride are illustrated, those familiar with and of ordinary skill in this art will recognize that the
diode 42 can include one or more quantum wells, or superlattice structures or both and that the active layer or layers can include a greater range of the Group III nitride compounds than gallium nitride standing alone. These variations, however, need not be elaborated in detail in order to clearly understand the invention, and thus, they are not discussed in detail herein. Thus, the relevant portions of more elaborate devices may also be referred to as, “active layers,” “diode portions,” “diode regions,” or “diode structures,” without departing from the scope of the present invention. -
FIG. 4 is a schematic cross sectional diagram similar toFIG. 1 , but illustrating a diode broadly designated at 50 that incorporates the implanted perimeter region 54 of the present invention. Thediode 50 includes a substrate, 51 which in some embodiments is n-type silicon carbide. - An n-type gallium nitrite epitaxial layer is on the
substrate 51, and appears underneath thesubstrate 51 in the “flip-chip” orientation illustrated inFIG. 4 . The p-type layer 53 is adjacent the n-type layer 52 and the two layers define ap-n junction 58 between them. The diode also includes the ohmic contact 55, and the die attachmetal portion 56. - Because the diode has been implanted in the manner just described with respect to
FIG. 3 , it includes the highly resistive perimeter portions 54 shown adjacent the dotted lines inFIG. 4 . Aportion 60 of less than ideally placed die attachment metal is also illustrated 54 on thelead frame 57. As thus illustrated, the invention provides several advancements. First, the geometric spatial area available for themetal portion 60 is now more limited because the implanted regions 54 of thediode 50 do not require the multiple steps necessary to form a mesa. Thus, the p-type layer and its insulated portions 54 provide an additional geometric, spatial blocking of theexcess metal 60. Additionally, because the implanted portions 54 are highly resistive, there is little or no electrical interaction between theexcess metal 60 and the implanted perimeter portions 54. Finally, the amount of excessundesired metal 60 that would be required to reach the n-type epitaxial layer 52 is much greater. Stated differently, the invention provides a greater margin for error when using a standard or defined amount ofdie attachment metal FIG. 1 , in operation and practice, thediode 50 would have both anode and cathode connections to the lead frame but the details of these connections have been eliminated to clarify the illustration of the invention. - Further to some additional details of the invention, the
substrate 51 is illustrated inFIG. 4 as being formed of conductive silicon carbide, but can also comprise semi-insulating silicon carbide or sapphire (which is insulating), because the advantages of the invention are based upon advantages provided in the epitaxial layers. Thus, although an insulating or semi-insulating substrate requires a slightly different geometry than a conductive SiC substrate for packaging purposes, the principles with respect to the invention and the epitaxial layers remain the same. Furthermore, for a light emitting diode, thesubstrate 51 is preferably substantially transparent to the light emitted by thejunction 58 when a potential difference is applied to the device. Because silicon carbide emits in the higher energy portions of the visible spectrum, the substrate is preferably substantially transparent to light having wavelengths of between about 390 and 550 nanometers, and more preferably between about 485 and 550 nanometers. U.S. Pat. No. 5,718,760 and its siblings U.S. Pat. Nos. 6,025,289 and 6,200,917, describe techniques for producing colorless SiC. These patents are commonly assigned with the present invention, and are incorporated entirely herein by reference. - As stated above, the semiinsulating border portions 54 have sufficient resistivity to preclude Schottky behavior when the border 54 is in contact with the
metal - As illustrated in
FIG. 7 , alight emitting diode 78 of the invention and of the type illustrated inFIG. 3 orFIG. 4 can be mounted in a package comprising aheader 73, electrical leads 72, and an encapsulant 74 (such as epoxy) which may be molded in the shape of alens 75.LED 78 may be mounted in a coventional substrate-down orientation or in a “flip-chip” orientation with the epitaxial layers adjacent theheader 73. The resultingLED lamp 79 can be incorporated as part of a display or can be used as an indicator light, backlight or other application. - The ohmic contacts to the p-type layer are typically selected from the group consisting of platinum, nickel, gold, titanium, aluminum, silver, and combinations of these, and when an ohmic contact is made to the silicon carbide substrate, it is usually selected from the group consisting of nickel, platinum, palladium, aluminum, titanium, and combinations thereof. Because the ohmic contacts to the substrate (not illustrated in
FIG. 4 ) are visibly located in the direction in which light is desirably emitted, and because larger contacts have current-spreading advantages, the ohmic contact is preferably selected and formed to be as close to transparent as possible, typically with an additional smaller bonding pad being added to enhance the flow of current to the appropriate circuit. - In a similar manner, the ohmic contacts 55 and the die attach
metal 56 can be selected to act as a mirror or reflector to enhance the eventual output or thediode 50 when packaged and in use. Alternatively, an additional metal layer (or layers) can be included for this purpose. Moreover, other metal layers may be included in the metal stack for other purposes, such as barrier layers for preventing diffusion of contaminants and bonding layers for bonding external contacts to the device. - As noted above with respect to the basic illustration of the device and with respect to the method, the structure of the invention is not limited to the schematic illustration of
FIG. 4 . For numerous reasons, a buffer layer is often included as part of the structure between the silicon carbide substrate and the first gallium nitride (or other Group III nitride) layer. In many cases, the buffer layer can comprise aluminum nitride, or a graded layer of aluminum gallium nitride (AlGaN) that progresses from a higher aluminum concentration near the silicon carbide substrate to a higher gallium nitride concentration at its interface with the gallium nitride epitaxial layer. Other structural portions that can be incorporated into diodes of this type and with which the invention is particularly suitable include superlattice structures for enhancing the overall crystal stability of the device, quantum wells for enhancing the output of light or tuning it to a particular frequency, or multiple quantum wells for enhancing the brightness of the device by providing the additional number of active layers and the relationships between them. In addition, it may be desirable to passivate the exposed surfaces of theepitaxial layers device 50 for environmental protection. As described above, such passivation may comprise silicon dioxide or silicon nitride deposited via PECVD, sputtering, or other suitable passivation technique. -
FIG. 5 illustrates some of the method aspects of the invention. In a broad sense, the method electrically defines or isolates a p-n junction in a diode, most preferably in a Group III nitride or gallium nitride-based diode, to minimize or avoid undesired electrical contacts and pathways when the diode is mounted for use and/or to prevent damage to the p-n junction during die separation. In this aspect, the method comprises depositing an ohmic metal contact layer on a central portion of a p-type epitaxial layer of gallium nitride that is part of a p-n junction, patterning the metal layer by applying an etch mask on the metal layer and removing a portion of the etch mask and the metal layer, and then implanting ions into the perimeter portions of the p-type epitaxial layer that are not covered by the etch mask. - In a slightly more detailed aspect, the method can comprise masking a portion of the ohmic metal layer (and potentially a bond pad on the ohmic contact), removing the remaining exposed ohmic metal contact layer from the epitaxial layer, implanting the exposed portions of epitaxial layer with atoms sufficient to increase the resistivity of the exposed portions (and potentially render the exposed portions semi-insulating), and removing the mask from the ohmic contact (and the bond pad) to thereby produce high-resistivity portions of the p-type layer. In this aspect, the method can comprise depositing the ohmic contact and the bond pad prior to the masking step, and masking the ohmic contact metal with the photoresist.
- Turning to
FIG. 5 in more detail, it illustrates a device precursor broadly designated at 60. Thediode precursor 60 includes a substrate 61 (which in certain embodiments comprises n-type SiC), an n-type galliumnitride epitaxial layer 62 on thesubstrate 61, a p-type galliumnitride epitaxial layer 63 on the n-type layer 62, anohmic contact layer 65 on the p-type layer 63, and ametal bond pad 66 on theohmic contact layer 65. The various steps of forming the substrate and epitaxial layers and depositing the ohmic contact and bond pad are generally well understood in the art and will not be described in detail herein. Representative descriptions are included in issued patents including but not limited to commonly assigned U.S. Pat. Nos. 6,297,522; 6,217,662; 6,063,186; 5,679,153; 5,393,993; and 5,119,540. -
FIG. 5 (B) illustrates thediode precursor 60 after a photoresist has been deposited, masked, and patterned to form thephotoresist portion 67 on all of the bond pad as illustrated inFIG. 5 (B) and some, but not all, areas of theohmic contact 65. The precursor inFIG. 5 (B) is then etched to remove the portions of theohmic contact layer 65 that are not covered by thephotoresist 67. The etching can be carried out in any appropriate manner, with reactive ion etching (RIE) using a chlorine-based plasma being a possible method. The etching results in the structure shown inFIG. 5 (C) in which the size of the ohmic contact has been reduced to an area represented as 65(a).FIG. 5 (C) also illustrates that with a portion of theohmic contact layer 65 removed, portions of the p-type epitaxial gallium nitride layer are uncovered. -
FIG. 5 (D) thus shows the implantation (schematically) ofions 70 to form the highlyresistive regions 71 in the p-typegallium nitride layer 63 that define and isolate thejunction 64. In some embodiments, the highly resistive implantedregions 71 are semi-insulating. - Alternatively, the implant step illustrated in
FIG. 5 (D) may be performed prior to the step of etching theohmic contact layer 65 if theohmic contact layer 65 is sufficiently thin so as not to substantially interfere with the implantation step. - When the
photoresist 67 is removed, the precursor structure illustrated inFIG. 5 (E) results. The precursor structures may then be separated into individual die. - Because the
photoresist 67 serves as a mask for two steps (etching theohmic contact layer 65 and implanting the ions 70), the method of the invention reduces fabrication cycle time, wafer handling and chemical consumption, and likewise reduces the yield loss otherwise associated with the masking and etching procedures. - Another embodiment of the invention is illustrated in
FIG. 6 (A)-(D). In this embodiment, awafer 80 comprising asubstrate 81 andepitaxial regions FIG. 6 (A), ametal stack 86 is formed onepitaxial region 83. As discussed above,epitaxial region 83 has a first conductivity type andepitaxial region 82 has a second conductivity type opposite the first conductivity type. Eachepitaxial region Metal stack 86 may comprise a number of metal layers, each of which has a particular function. For example,metal stack 86 may comprise a layer of metal for forming an ohmic contact withepitaxial region 83.Metal stack 86 may also comprise reflector, barrier, adhesion, bonding, and/or other layers. - As illustrated in
FIG. 6 (B),etch mask 85 is deposited onmetal stack 86 and patterned via photolithography to form openings that selectively revealsurface portions 86A ofmetal stack 86. Alternately,metal stack 86 could be formed by photolithography, deposition and liftoff techniques which are well known in the art. That is,metal stack 86 could be formed by applying a blanket photoresist to the surface of theepitaxial region 83, patterning the photoresist by exposing and developing it, depositing the metal as a blanket layer and lifting off the unwanted metal. - Turning now to
FIG. 6 (C),metal stack 86 is selectively etched to revealsurface portions 83A ofepitaxial region 83.Etch mask 85 is then removed by conventional methods.Ions 87 are then implanted into the exposed portions ofepitaxial region 83 to render the implantedregions 84 highly resistive in the manner described above and to definep-n junction regions 88 within the structure. In this embodiment, the patternedmetal layer 86 serves as the implant mask. - Finally, as illustrated in
FIG. 6 (D), the etch/implant mask 85 is removed and individual die 89 are separated using conventional techniques such that definedp-n junction regions 88 are spaced apart from thesidewalls 90 of the die, and are thereby physically and electrically isolated. - The following implantation procedures were carried out in evaluating the present invention:
- In each of the following evaluations, an LED precursor comprising an n-type silicon carbide substrate, an n-type epitaxial region and a p-type epitaxial region was provided. The p-type epitaxial region comprised GaN/AlGaN layers doped with Mg at a carrier concentration of about 1 to 5×1017 cm−3 and had a total thickness of about 210 nm. In a first evaluation, successive doses of 20 keV of monovalent nitrogen (N+1) at a dosage of 1013 per square centimeter (cm−2), 125 keV of N+1 at a dosage of 1.4×1013 cm−2, and 125 keV of divalent nitrogen (N+2) at a dosage of 2×1013 cm−2 were carried out.
- In a second evaluation, N+1 nitrogen was implanted at 20 keV at a dosage of 1013 cm−2 followed by a dosage at 125 keV of monovalent nitrogen at 1.4×1013 cm−2.
- In a third evaluation, the first dosage was carried out at 20 keV using N+1 at a dosage of 1013 cm−2, followed by 125 keV of N+1 at a dosage of 1.4×1013 cm−2 followed by 190 keV of N+1 at 1.7×1013 cm−2.
- Of the three conditions, all produced junction isolation and definition. Junction isolation was verified by probing adjacent metal stacks and performing a continuity measurement. No measurable current was observed prior to breakdown of the p-n junction. Implanted helium and hydrogen have also created resistivity conditions leading to the potential conclusion that implanting almost any ion into p-type gallium nitride at room temperature will cause the material to become dramatically more resistant.
- The inventors, however, do not wish to be bound by any particular theory. Accordingly, the potential conclusions discussed herein are offered for the sake of illustration rather than limitation.
- These implantation steps rendered the edges of the junction insulating and inert (as desired). The implantation step is also favorable for p-type gallium nitride because of the low hole concentrations (about 1×1017 cm−3) that p-type gallium nitride demonstrates. The inert characteristic produced by the implant of the invention appears to be stable to temperatures approaching 900° C. Thus, junction isolation by this technique appears to lend itself to any nitride device that incorporates a p-type layer. For this reason, nitride based light emitting diodes on sapphire as well as on silicon carbide and other substrates appear to benefit equally from the use of implantation for junction isolation.
- The following evaluations were carried out on commercial dies from Cree, Inc.
- The standard implant condition was (1) below. Other conditions (2) (5) were also examined. The (2) condition was intended to evaluate the number of carriers that are eliminated per implanted ion. Conditions (3) and (5) were intended to evaluate the effect of implanting on the p-side of the device only. Condition (4) evaluated the efficiency of trapping carriers similar to the (1) and (2) comparison. In carrying out the implantations, it was determined that higher energy implants were needed for Cree's green LEDs as compared to Cree's blue LEDs.
- Implant Conditions Explored on Blue LEDs (indicating successive doses):
-
- (1) 1e13 @ 20 keV, 1.4e13 @ 125 keV, 1.7e13 @ 190 keV (standard triple dose condition)
- (2) 1e12 @ 20 keV, 1.4e12 @ 125 keV, 1.7e12 @ 190 keV (standard condition @ 1/10 dose)
- (3) 1.4e13 @ 125 keV (single dose from standard condition of #1)
- (4) 1.4e12 @ 125 keV ( 1/10 dose of #4)
- (5) 1e13 @ 30 keV, 1.4e13 @ 100 keV
- For Cree's blue light emitting diodes and based on TRIM simulations the 190 keV implant of (1) and (2) goes far deeper than the p-n junction placing most of the 190 keV implanted nitrogen on the n-side. The single dose at 125 keV of (3) and (4) and the double dose of (5) were considered. The 100 and 125 keV energies place the peak of the nitrogen concentration at or about the p-n junction which is 1500-1800 A below the surface. The simulated peak for the 100 and 125 keV implants is about 1600 and 2000 A, respectively. The GaN material is converted from low resistivity to high resistivity.
- P-type GaN is about 1200-1500 A thick with a free hole concentration of about 2-5 E17/cm3. P-type AlGaN is about 300 A thick with a hole concentration of about 5-20 E16/cm3. Condition (1) always worked for the blue LEDs (i.e., desired isolation and electrostatic discharge (ESD) yield).
- Condition (2) successfully isolates devices, but the ESD yield is poor.
- Condition (3) isolates the devices with good ESD yield.
- Condition (4) does not quite isolate the devices and does not offer good ESD yield.
- Condition (5) isolates the devices with good ESD yield.
- For Cree's green light emitting diodes, each of conditions (1)-(5) created high resistivity p-type material and isolated adjacent devices, but none produced good ESD yield. The addition of a further 230 keV nitrogen implant with a dose of 2 E13/cm2, however, worked well for isolation and ESD yield.
- Production Recovery Process: Other devices were passivated post fabrication in which cases the device had a silicon nitride covering about 1600 A thick. The best conditions for blue remained condition (1) above, but with an extra 30 keV of energy to penetrate the passivation layer. Similar results were obtained for the green LEDs by adding the extra 30 keV to the added 230 keV implant at 2 E13/cm2. The doses were unchanged.
- Estimation of resistivity: The resistivity was estimated to be greater than 2×103 ohm-cm. This was done by evaluating the current flowing between two adjacent pads with an applied voltage of 2 Volts. The resulting current was unmeasurable (<50 nA). This corresponds to a resistance greater than 40×106 ohms. The distance between the pads is 70 microns and the width is 230 microns. The number of squares is then about 0.3 between them. The effects of fringing were ignored to give the estimate a worst case lower limit on resistivity. This gives a lower limit on the sheet resistance of 133×106 ohms per square. Taking the thickness to be 0.15×10−4 cm thick yields a resistivity of greater than 2000 ohm-cm.
- As discussed above, the embodiments illustrated in
FIGS. 3-7 may require multiple successive implants in order penetrate the entire depth of the p-type epitaxial region. Due to the width tolerance of the photolithography steps needed in the ion implantation process, the implants must be about 1-2 μm wide. Other embodiments of the invention which overcome these limitations are illustrated inFIG. 8 . - In the embodiment illustrated in
FIG. 8 , a mesa etch is performed after growth of the n-type and p-type epitaxial layers. Prior to removal of the mesa etch mask, the wafer is tilted (by 60 degrees in the illustrated example), and ion implantation is performed. Since the wafer is tilted during implantation, the implanted ions strike the sides of the mesa at a relatively steep angle. Since the entire sidewall is implanted at once, multiple implants are not required. Also, the dose and depth of the implant may be reduced. As a result, the volume of the implanted region is reduced, thereby reducing light absorption within the implanted region. The implant depth may be 0.1-0.2 μm compared to 0.3-0.6 μm for “top-down” isolation implants illustrated inFIGS. 3-7 . The wafer may be rotated during the implant for uniformity. In one embodiment, the wafer is rotated 8 times during implantation. The implant dose may be 2×1013 cm−2 N+ at 60 keV at a 60 degree angle. Rotating the wafer reduces the implant dose by a factor of 4 for square mesas. Thus, an implant dose of 2×1013 cm−2 actually results in a dose of 5×1012 cm−2 per side for a four-sided mesa structure. - Turning to
FIG. 8 , after growth of the epitaxial layers on the substrate, the resultingepiwafer 110 is masked with an implant/etch mask 116 which is patterned to reveal portions of the surface of theepiwafer 110. The epitaxial layers are then etched to form a plurality ofmesas 115. (For simplicity, only onemesa 115 is illustrated inFIG. 8 .) Theepiwafer 110 is mounted on a tiltable wafer carrier (not shown) and placed in an ion implanter. The wafer carrier is tilted to make thesidewalls 115A of themesas 115 as close to horizontal as possible (i.e. as close as possible to perpendicular to the implant direction). In one embodiment, the wafer carrier is tilted by at least 45° and preferably by 60° such that the implant direction is less about 25° from a direction normal to themesa sidewall 115A. In the illustrated embodiment, the mesa makes an angle of about 105° with the substrate, resulting in an implant angle of about 15° from normal.Ions 112 are then implanted into the mesa sidewall to form an implantedregion 114 which extends approximately 0.1-0.2 μm into themesa sidewall 115A. As discussed above, the wafer carrier may be rotated one time or a plurality of times during implantation for uniformity. By implanting thesidewalls 115A of themesas 115, only a single implant may be required to effectively render regions of thesidewalls 115A semi-insulating. - Embodiments of the invention have been set forth in the drawings and specification, and although specific terms have been employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being defined in the claims.
Claims (45)
1. A method of defining junctions in light emitting diodes comprising:
implanting ions into an epitaxial layer in a diode adjacent a p-n conjunction;
said epitaxial layer having a first conductivity type;
said implanted ions having a type and amount that increase the resistivity of the resulting implanted region and render the implanted region highly resistive.
2. A method according to claim 1 wherein the number and type of implanted ions render the material sufficiently resistive such that negligible current flow occurs when a voltage bias is applied to the anodes of adjacent die on a wafer.
3. A method according to claim 1 comprising substantially electrically isolating adjacent die.
4. A method according to claim 1 comprising increasing the resistivity of the implanted region to at least about 2000 ohm centimeters.
5. A method according to claim 1 comprising increasing the resistivity of the implanted region to at least about 10,000 ohm centimeters
6. A method according to claim 1 comprising implanting the ions into a pattern that defines an implanted perimeter that is sufficiently doped with the implanted ions to be highly resistive and thereby isolate a defined p-n junction.
7. A method according to claim 1 comprising implanting ions into a diode with a silicon carbide substrate.
8. A method according to claim 7 comprising implanting ions into a diode on a n-type silicon carbide substrate having a polytype selected from the group consisting of the 2H, 3C, 4H, 6H, 8H, and 15R polytypes of silicon carbide.
9. A method according to claim 1 comprising implanting ions into a diode having a substrate selected from the group consisting of sapphire, gallium nitride, magnesium oxide, spinel, silicon, and zinc oxide.
10. A method according to claim 1 comprising implanting into a conductive substrate.
11. A method according to claim 1 comprising implanting into an insulating substrate.
12. A method according claim 1 comprising implanting into a semi-insulating substrate.
13. A method according to claim 1 comprising adding a metal contact to the diode and then implanting the diode around the contact so that the contact acts as an implant mask.
14. A method according to the claim 13 comprising adding a metal contact with sufficient thickness to prevent ions from reaching the underlying layer.
15. A method according to claim 14 comprising forming a metal stack.
16. A method according claim 1 comprising implanting the diode through a separate implant mask.
17. A method according claim 1 comprising implanting ions selected from the group consisting of nitrogen and phosphorus into a p-type layer of gallium nitride.
18. A method according to claim 1 comprising implanting ions selected from the group consisting of hydrogen, helium, aluminum and nitrogen.
19. A light emitting diode comprising:
a silicon carbide substrate,
a first Group III nitride layer on the silicon carbide substrate;
a second epitaxial layer of Group III nitride on the first epitaxial layer and having the opposite conductivity type from the first epitaxial layer; and
a highly resistive perimeter portion in the second epitaxial layer that isolates the p-n junction from undesired electrical contact other than with the ohmic contacts of the diode.
20. A diode according to claim 19 wherein said substrate comprises n-type silicon carbide.
21. A diode according to claim 20 wherein said first epitaxial layer is n-type gallium nitride and said second epitaxial layer is p-type gallium nitride.
22. A diode according to claim 19 further comprising superlattice structures.
23. A diode according to claim 19 further comprising at least one multiple quantum well.
24. A diode according to claim 19 comprising a substantially transparent silicon carbide substrate.
25. A lamp comprising the diode according to claim 19 .
26. A lamp according to claim 25 further comprising:
a header;
electrical leads; and
a polymeric lens.
27. A display incorporating the lamp according to claim 26 .
28. A light emitting diode according to claim 19 comprising ohmic contacts to the p-type layer selected from the group consisting of platinum, nickel, gold, titanium, aluminum, silver, and combinations thereof.
29. A diode according to claim 19 comprising an ohmic contact to the silicon carbide substrate, said ohmic contact being selected from the group consisting of nickel, platinum, palladium, aluminum, titanium, and combinations thereof.
30. An ohmic contact according to claim 29 that is substantially transparent.
31. A diode according to claim 30 further comprising a smaller bonding pad added thereto to enhance the flow of current through said diode.
32. A diode according claim 19 wherein the ohmic contacts and any attachment metals are selected to reflect and thereby enhance the eventual output of the diode when packaged and in use.
33. A diode according claim 19 further comprising a buffer layer between the silicon carbide substrate and the first Group III nitride layer.
34. A diode according to claim 33 wherein said buffer layer comprises an aluminum nitride layer.
35. A diode according to claim 33 wherein said buffer comprises a graded layer of aluminum gallium nitride that progresses from a higher aluminum nitride concentration near the silicon carbide substrate to a higher gallium nitride concentration at the interface with the gallium nitride epitaxial layers.
36. A method of electrically defining and isolating a p-n junction in a diode to minimize or avoid undesirable electrical contacts and pathways when the diode is mounted for use and to prevent damage to the junction during separation, the method comprising:
depositing an ohmic metal contact layer on a central portion of a p-type epitaxial layer of gallium nitride that is part of a p-n junction;
patterning the metal layer by applying an edge mask to the metal layer, and
thereafter implanting ions into the perimeter portions of the p-type epitaxial layer that are not covered by the edge mask.
37. A method according to claim 36 comprising:
masking a portion of the ohmic metal layer, removing the remaining exposed ohmic metal contact layer from the epitaxial layer;
implanting the exposed portions of the epitaxial layer with atoms sufficient to increase the resistivity of the exposed portions; and
removing the mask from the ohmic contact to thereby produce high resistivity portions in the p-type layer.
38. A method according claim 37 comprising:
depositing the ohmic contact and a bond pad prior to the masking step; and
thereafter masking the ohmic contact metal with a photoresist.
39. A method of isolating junctions in devices comprising:
forming a metal stack on at least one epitaxial layer that is part of the junction on a substrate;
depositing an edge mask on the metal stack;
patterning the edge mask using photolithography to form openings that selectively reveal surface portions of the metal stack;
etching the metal stack to selectively reveal surface portions of the epitaxial regions;
removing the edge mask by conventional methods; and
thereafter implanting ions into the exposed portions of the epitaxial region to render the implanted regions highly resistive and to define the junction regions within the structure; and
separating individual die from one another such that defined p-n junction regions are spaced apart from the resulting sidewalls of the separated die and are thereby physically and electrically isolated.
40. A method according to claim 39 comprising adding a stack of different metal layers for performing different functions within the diode.
41. A method according to claim 39 comprising forming the metal stack by photolithography, deposition and liftoff.
42. A method of implanting a mesa for isolating a p-n junction comprising tilting a wafer that includes at least one p-n junction with respect to the direction of applied implanting ions so that the implanting ions strike the sides of the mesa at an angle to thereby implant the entire sidewall at once and thereby reduce or eliminate the need for multiple implants.
43. A method according claim 42 comprising rotating the wafer during implantation for uniformity.
44. A method according claim 42 comprising tilting the wafer carrier by at least about 45°.
45. A method according to claim 42 comprising tilting the wafer carrier by at least about 60° to thereby change the implant direction with respect to a direction normal to the mesa sidewall.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/987,627 US20050194584A1 (en) | 2003-11-12 | 2004-11-12 | LED fabrication via ion implant isolation |
US12/327,882 US7943406B2 (en) | 2003-11-12 | 2008-12-04 | LED fabrication via ion implant isolation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US51919703P | 2003-11-12 | 2003-11-12 | |
US10/987,627 US20050194584A1 (en) | 2003-11-12 | 2004-11-12 | LED fabrication via ion implant isolation |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/327,882 Division US7943406B2 (en) | 2003-11-12 | 2008-12-04 | LED fabrication via ion implant isolation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050194584A1 true US20050194584A1 (en) | 2005-09-08 |
Family
ID=34915501
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/987,627 Abandoned US20050194584A1 (en) | 2003-11-12 | 2004-11-12 | LED fabrication via ion implant isolation |
US12/327,882 Active 2025-03-29 US7943406B2 (en) | 2003-11-12 | 2008-12-04 | LED fabrication via ion implant isolation |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/327,882 Active 2025-03-29 US7943406B2 (en) | 2003-11-12 | 2008-12-04 | LED fabrication via ion implant isolation |
Country Status (1)
Country | Link |
---|---|
US (2) | US20050194584A1 (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070037307A1 (en) * | 2004-04-01 | 2007-02-15 | Matthew Donofrio | Method of Forming Three-Dimensional Features on Light Emitting Diodes for Improved Light Extraction |
US20080042141A1 (en) * | 2006-08-18 | 2008-02-21 | Adam William Saxler | Structure and method for reducing forward voltage across a silicon carbide-group iii nitride interface |
US20080167340A1 (en) * | 2007-01-10 | 2008-07-10 | Aerie Pharmaceuticals, Inc. | 6-Aminoisoquinoline Compounds |
US20080237629A1 (en) * | 2007-03-16 | 2008-10-02 | Toyoda Gosei, Co., Ltd. | Group III-V Semiconductor device and method for producing the same |
US20090076850A1 (en) * | 2007-03-14 | 2009-03-19 | Hansell Douglas M | System for electronic prescriptions |
US20090139567A1 (en) * | 2007-11-29 | 2009-06-04 | Philip Chihchau Liu | Conformal protective coating for solar panel |
US20100187571A1 (en) * | 2009-01-27 | 2010-07-29 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
WO2012004112A1 (en) * | 2010-07-08 | 2012-01-12 | Osram Opto Semiconductors Gmbh | Light-emitting diode chip and method for producing a light-emitting diode chip |
WO2012109110A1 (en) * | 2011-02-11 | 2012-08-16 | Varian Semiconductor Equipment Associates, Inc. | Led mesa sidewall isolation by ion implantation |
US20150200097A1 (en) * | 2011-11-21 | 2015-07-16 | Avogy, Inc. | Edge termination by ion implantation in gallium nitride |
WO2015121665A1 (en) * | 2014-02-13 | 2015-08-20 | Mled Limited | Semiconductor modification process and structures |
US20160247973A1 (en) * | 2010-08-06 | 2016-08-25 | Epistar Corporation | Method of light emitting diode sidewall passivation |
JP2017117996A (en) * | 2015-12-25 | 2017-06-29 | ルネサスエレクトロニクス株式会社 | Semiconductor device and semiconductor device manufacturing method |
CN107924846A (en) * | 2015-09-04 | 2018-04-17 | 索尼公司 | Component, substrate module, equipment and optical filter |
CN108538979A (en) * | 2017-03-06 | 2018-09-14 | 美科米尚技术有限公司 | Light emitting diode and its manufacturing method |
US10211173B1 (en) * | 2017-10-25 | 2019-02-19 | Mitsubishi Electric Corporation | Semiconductor device and manufacturing method thereof |
CN111564534A (en) * | 2020-04-07 | 2020-08-21 | 中国科学院上海微系统与信息技术研究所 | Single photon source preparation method, single photon source and integrated optical device |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8080833B2 (en) * | 2007-01-26 | 2011-12-20 | Crystal Is, Inc. | Thick pseudomorphic nitride epitaxial layers |
US8536615B1 (en) | 2009-12-16 | 2013-09-17 | Cree, Inc. | Semiconductor device structures with modulated and delta doping and related methods |
US8604461B2 (en) * | 2009-12-16 | 2013-12-10 | Cree, Inc. | Semiconductor device structures with modulated doping and related methods |
DE102010014177A1 (en) | 2010-04-01 | 2011-10-06 | Jenoptik Polymer Systems Gmbh | Surface emitting semiconductor light emitting diode |
US8263422B2 (en) | 2010-04-26 | 2012-09-11 | Varian Semiconductor Equipment Associates, Inc. | Bond pad isolation and current confinement in an LED using ion implantation |
US8658513B2 (en) | 2010-05-04 | 2014-02-25 | Varian Semiconductor Equipment Associates, Inc. | Isolation by implantation in LED array manufacturing |
US8906727B2 (en) * | 2011-06-16 | 2014-12-09 | Varian Semiconductor Equipment Associates, Inc. | Heteroepitaxial growth using ion implantation |
TWI495154B (en) * | 2012-12-06 | 2015-08-01 | Genesis Photonics Inc | Semiconductor structure |
JP6383516B2 (en) | 2013-04-19 | 2018-08-29 | ライトスピン テクノロジーズ、インク. | Integrated avalanche photodiode array |
US9768211B2 (en) | 2015-05-06 | 2017-09-19 | LightSpin Technologies Inc. | Integrated avalanche photodiode arrays |
WO2017184686A1 (en) * | 2016-04-19 | 2017-10-26 | The Penn State Research Foundation | Gap-free microdisplay based on iii-nitride led arrays |
TWI703726B (en) | 2016-09-19 | 2020-09-01 | 新世紀光電股份有限公司 | Semiconductor device containing nitrogen |
US10529884B2 (en) | 2017-11-09 | 2020-01-07 | LightSpin Technologies Inc. | Virtual negative bevel and methods of isolating adjacent devices |
US11735695B2 (en) | 2020-03-11 | 2023-08-22 | Lumileds Llc | Light emitting diode devices with current spreading layer |
US11848402B2 (en) | 2020-03-11 | 2023-12-19 | Lumileds Llc | Light emitting diode devices with multilayer composite film including current spreading layer |
US11569415B2 (en) | 2020-03-11 | 2023-01-31 | Lumileds Llc | Light emitting diode devices with defined hard mask opening |
US11942507B2 (en) | 2020-03-11 | 2024-03-26 | Lumileds Llc | Light emitting diode devices |
US11626538B2 (en) | 2020-10-29 | 2023-04-11 | Lumileds Llc | Light emitting diode device with tunable emission |
US11901491B2 (en) | 2020-10-29 | 2024-02-13 | Lumileds Llc | Light emitting diode devices |
US11705534B2 (en) | 2020-12-01 | 2023-07-18 | Lumileds Llc | Methods of making flip chip micro light emitting diodes |
US11955583B2 (en) | 2020-12-01 | 2024-04-09 | Lumileds Llc | Flip chip micro light emitting diodes |
US11600656B2 (en) | 2020-12-14 | 2023-03-07 | Lumileds Llc | Light emitting diode device |
Citations (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4968582A (en) * | 1988-06-28 | 1990-11-06 | Mcnc And University Of Nc At Charlotte | Photoresists resistant to oxygen plasmas |
US5091757A (en) * | 1989-09-07 | 1992-02-25 | Ricoh Company, Ltd. | Semiconductor light emitting array with particular surfaces |
US5114827A (en) * | 1988-06-28 | 1992-05-19 | Microelectronics Center Of N.C. | Photoresists resistant to oxygen plasmas |
US5119540A (en) * | 1990-07-24 | 1992-06-09 | Cree Research, Inc. | Apparatus for eliminating residual nitrogen contamination in epitaxial layers of silicon carbide and resulting product |
US5210051A (en) * | 1990-03-27 | 1993-05-11 | Cree Research, Inc. | High efficiency light emitting diodes from bipolar gallium nitride |
US5248760A (en) * | 1991-01-25 | 1993-09-28 | Unc At Charlotte | Chemically cured low temperature polyimides |
US5393642A (en) * | 1992-12-31 | 1995-02-28 | The University Of North Carolina At Charlotte | Ionic modification of organic resins and photoresists to produce photoactive etch resistant compositions |
US5393993A (en) * | 1993-12-13 | 1995-02-28 | Cree Research, Inc. | Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices |
US5416342A (en) * | 1993-06-23 | 1995-05-16 | Cree Research, Inc. | Blue light-emitting diode with high external quantum efficiency |
US5635412A (en) * | 1994-05-04 | 1997-06-03 | North Carolina State University | Methods of fabricating voltage breakdown resistant monocrystalline silicon carbide semiconductor devices |
US5679153A (en) * | 1994-11-30 | 1997-10-21 | Cree Research, Inc. | Method for reducing micropipe formation in the epitaxial growth of silicon carbide and resulting silicon carbide structures |
US5718760A (en) * | 1996-02-05 | 1998-02-17 | Cree Research, Inc. | Growth of colorless silicon carbide crystals |
US5838708A (en) * | 1994-10-31 | 1998-11-17 | Hewlett-Packard Company | Integration of surface emitting laser and photodiode for monitoring power output of surface emitting laser |
US5838706A (en) * | 1994-09-20 | 1998-11-17 | Cree Research, Inc. | Low-strain laser structures with group III nitride active layers |
US5866925A (en) * | 1997-01-09 | 1999-02-02 | Sandia Corporation | Gallium nitride junction field-effect transistor |
US5912477A (en) * | 1994-10-07 | 1999-06-15 | Cree Research, Inc. | High efficiency light emitting diodes |
US5914499A (en) * | 1995-01-18 | 1999-06-22 | Abb Research Ltd. | High voltage silicon carbide semiconductor device with bended edge |
US5998232A (en) * | 1998-01-16 | 1999-12-07 | Implant Sciences Corporation | Planar technology for producing light-emitting devices |
US6063186A (en) * | 1997-12-17 | 2000-05-16 | Cree, Inc. | Growth of very uniform silicon carbide epitaxial layers |
US6090300A (en) * | 1998-05-26 | 2000-07-18 | Xerox Corporation | Ion-implantation assisted wet chemical etching of III-V nitrides and alloys |
US6187606B1 (en) * | 1997-10-07 | 2001-02-13 | Cree, Inc. | Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlayer structure |
US6204084B1 (en) * | 1996-09-06 | 2001-03-20 | Kabushiki Kaisha Toshiba | Nitride system semiconductor device and method for manufacturing the same |
US6217662B1 (en) * | 1997-03-24 | 2001-04-17 | Cree, Inc. | Susceptor designs for silicon carbide thin films |
US6255129B1 (en) * | 2000-09-07 | 2001-07-03 | Highlink Technology Corporation | Light-emitting diode device and method of manufacturing the same |
US6278136B1 (en) * | 1997-04-22 | 2001-08-21 | Kabushiki Kaisha Toshiba | Semiconductor light emitting element, its manufacturing method and light emitting device |
US20020017727A1 (en) * | 1998-12-22 | 2002-02-14 | Toyoda Gosei Co., Ltd. | Method for manufacturing semiconductor device using group III nitride compound |
US20020093020A1 (en) * | 2001-01-16 | 2002-07-18 | Edmond John Adam | Group III nitride LED with undoped cladding layer (5000.137) |
US20020096496A1 (en) * | 2000-11-29 | 2002-07-25 | Bela Molnar | Patterning of GaN crystal films with ion beams and subsequent wet etching |
US6432788B1 (en) * | 1999-07-22 | 2002-08-13 | Implant Sciences Corporation | Method for fabricating an emitter-base junction for a gallium nitride bipolar transistor |
US20020123164A1 (en) * | 2001-02-01 | 2002-09-05 | Slater David B. | Light emitting diodes including modifications for light extraction and manufacturing methods therefor |
US6459100B1 (en) * | 1998-09-16 | 2002-10-01 | Cree, Inc. | Vertical geometry ingan LED |
US20020139987A1 (en) * | 2001-03-29 | 2002-10-03 | Collins William David | Monolithic series/parallel led arrays formed on highly resistive substrates |
US20030008425A1 (en) * | 2001-06-06 | 2003-01-09 | Toshiya Uemura | Method for producing group III nitride compound semiconductor light-emitting element |
US20030015721A1 (en) * | 2001-07-23 | 2003-01-23 | Slater, David B. | Light emitting diodes including modifications for submount bonding and manufacturing methods therefor |
US6582986B2 (en) * | 1999-10-14 | 2003-06-24 | Cree, Inc. | Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures |
US20050029533A1 (en) * | 2003-05-09 | 2005-02-10 | Yifeng Wu | LED fabrication via ion implant isolation |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BE791929A (en) * | 1971-12-02 | 1973-03-16 | Western Electric Co | PROCESS FOR MANUFACTURING INSULATING REGIONS IN A SEMICONDUCTOR BODY |
US4740477A (en) * | 1985-10-04 | 1988-04-26 | General Instrument Corporation | Method for fabricating a rectifying P-N junction having improved breakdown voltage characteristics |
JPH04162689A (en) * | 1990-10-26 | 1992-06-08 | Mitsubishi Electric Corp | Manufacture of semiconductor light emitting device |
JP3015534B2 (en) | 1991-08-20 | 2000-03-06 | 三洋電機株式会社 | Image forming device |
JPH07118570B2 (en) * | 1993-02-01 | 1995-12-18 | 日本電気株式会社 | Surface emitting device and manufacturing method thereof |
US5466949A (en) * | 1994-08-04 | 1995-11-14 | Texas Instruments Incorporated | Silicon oxide germanium resonant tunneling |
US6218677B1 (en) * | 1994-08-15 | 2001-04-17 | Texas Instruments Incorporated | III-V nitride resonant tunneling |
US5874747A (en) * | 1996-02-05 | 1999-02-23 | Advanced Technology Materials, Inc. | High brightness electroluminescent device emitting in the green to ultraviolet spectrum and method of making the same |
US6057565A (en) * | 1996-09-26 | 2000-05-02 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device including a non-stoichiometric compound layer and manufacturing method thereof |
JPH11214800A (en) * | 1998-01-28 | 1999-08-06 | Sony Corp | Semiconductor device and manufacture thereof |
JP2000077713A (en) | 1998-08-27 | 2000-03-14 | Sanyo Electric Co Ltd | Semiconductor light-emitting element |
US6492661B1 (en) * | 1999-11-04 | 2002-12-10 | Fen-Ren Chien | Light emitting semiconductor device having reflection layer structure |
JP2002169132A (en) * | 2000-12-04 | 2002-06-14 | Toshiba Electronic Engineering Corp | Electric field absorption type optical modulator and method of manufacturing the same |
EP1263058B1 (en) * | 2001-05-29 | 2012-04-18 | Toyoda Gosei Co., Ltd. | Light-emitting element |
US7157730B2 (en) * | 2002-12-20 | 2007-01-02 | Finisar Corporation | Angled wafer rotating ion implantation |
US6787406B1 (en) * | 2003-08-12 | 2004-09-07 | Advanced Micro Devices, Inc. | Systems and methods for forming dense n-channel and p-channel fins using shadow implanting |
US7592634B2 (en) * | 2004-05-06 | 2009-09-22 | Cree, Inc. | LED fabrication via ion implant isolation |
-
2004
- 2004-11-12 US US10/987,627 patent/US20050194584A1/en not_active Abandoned
-
2008
- 2008-12-04 US US12/327,882 patent/US7943406B2/en active Active
Patent Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5114827A (en) * | 1988-06-28 | 1992-05-19 | Microelectronics Center Of N.C. | Photoresists resistant to oxygen plasmas |
US4968582A (en) * | 1988-06-28 | 1990-11-06 | Mcnc And University Of Nc At Charlotte | Photoresists resistant to oxygen plasmas |
US5091757A (en) * | 1989-09-07 | 1992-02-25 | Ricoh Company, Ltd. | Semiconductor light emitting array with particular surfaces |
US5210051A (en) * | 1990-03-27 | 1993-05-11 | Cree Research, Inc. | High efficiency light emitting diodes from bipolar gallium nitride |
US5119540A (en) * | 1990-07-24 | 1992-06-09 | Cree Research, Inc. | Apparatus for eliminating residual nitrogen contamination in epitaxial layers of silicon carbide and resulting product |
US5248760A (en) * | 1991-01-25 | 1993-09-28 | Unc At Charlotte | Chemically cured low temperature polyimides |
US5393642A (en) * | 1992-12-31 | 1995-02-28 | The University Of North Carolina At Charlotte | Ionic modification of organic resins and photoresists to produce photoactive etch resistant compositions |
US5416342A (en) * | 1993-06-23 | 1995-05-16 | Cree Research, Inc. | Blue light-emitting diode with high external quantum efficiency |
US5393993A (en) * | 1993-12-13 | 1995-02-28 | Cree Research, Inc. | Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices |
US5635412A (en) * | 1994-05-04 | 1997-06-03 | North Carolina State University | Methods of fabricating voltage breakdown resistant monocrystalline silicon carbide semiconductor devices |
US5838706A (en) * | 1994-09-20 | 1998-11-17 | Cree Research, Inc. | Low-strain laser structures with group III nitride active layers |
US5912477A (en) * | 1994-10-07 | 1999-06-15 | Cree Research, Inc. | High efficiency light emitting diodes |
US5838708A (en) * | 1994-10-31 | 1998-11-17 | Hewlett-Packard Company | Integration of surface emitting laser and photodiode for monitoring power output of surface emitting laser |
US5679153A (en) * | 1994-11-30 | 1997-10-21 | Cree Research, Inc. | Method for reducing micropipe formation in the epitaxial growth of silicon carbide and resulting silicon carbide structures |
US5914499A (en) * | 1995-01-18 | 1999-06-22 | Abb Research Ltd. | High voltage silicon carbide semiconductor device with bended edge |
US5718760A (en) * | 1996-02-05 | 1998-02-17 | Cree Research, Inc. | Growth of colorless silicon carbide crystals |
US6200917B1 (en) * | 1996-02-05 | 2001-03-13 | Cree, Inc. | Colorless silicon carbide gemstones |
US6025289A (en) * | 1996-02-05 | 2000-02-15 | Cree Research, Inc. | Colorless silicon carbide crystals |
US6204084B1 (en) * | 1996-09-06 | 2001-03-20 | Kabushiki Kaisha Toshiba | Nitride system semiconductor device and method for manufacturing the same |
US5866925A (en) * | 1997-01-09 | 1999-02-02 | Sandia Corporation | Gallium nitride junction field-effect transistor |
US6217662B1 (en) * | 1997-03-24 | 2001-04-17 | Cree, Inc. | Susceptor designs for silicon carbide thin films |
US6278136B1 (en) * | 1997-04-22 | 2001-08-21 | Kabushiki Kaisha Toshiba | Semiconductor light emitting element, its manufacturing method and light emitting device |
US6373077B1 (en) * | 1997-10-07 | 2002-04-16 | Cree, Inc. | Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlayer structure |
US6187606B1 (en) * | 1997-10-07 | 2001-02-13 | Cree, Inc. | Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlayer structure |
US6201262B1 (en) * | 1997-10-07 | 2001-03-13 | Cree, Inc. | Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure |
US6063186A (en) * | 1997-12-17 | 2000-05-16 | Cree, Inc. | Growth of very uniform silicon carbide epitaxial layers |
US6297522B1 (en) * | 1997-12-17 | 2001-10-02 | Cree, Inc. | Highly uniform silicon carbide epitaxial layers |
US5998232A (en) * | 1998-01-16 | 1999-12-07 | Implant Sciences Corporation | Planar technology for producing light-emitting devices |
US6090300A (en) * | 1998-05-26 | 2000-07-18 | Xerox Corporation | Ion-implantation assisted wet chemical etching of III-V nitrides and alloys |
US6459100B1 (en) * | 1998-09-16 | 2002-10-01 | Cree, Inc. | Vertical geometry ingan LED |
US20020017727A1 (en) * | 1998-12-22 | 2002-02-14 | Toyoda Gosei Co., Ltd. | Method for manufacturing semiconductor device using group III nitride compound |
US6432788B1 (en) * | 1999-07-22 | 2002-08-13 | Implant Sciences Corporation | Method for fabricating an emitter-base junction for a gallium nitride bipolar transistor |
US6582986B2 (en) * | 1999-10-14 | 2003-06-24 | Cree, Inc. | Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures |
US6255129B1 (en) * | 2000-09-07 | 2001-07-03 | Highlink Technology Corporation | Light-emitting diode device and method of manufacturing the same |
US20020096496A1 (en) * | 2000-11-29 | 2002-07-25 | Bela Molnar | Patterning of GaN crystal films with ion beams and subsequent wet etching |
US20020093020A1 (en) * | 2001-01-16 | 2002-07-18 | Edmond John Adam | Group III nitride LED with undoped cladding layer (5000.137) |
US20020123164A1 (en) * | 2001-02-01 | 2002-09-05 | Slater David B. | Light emitting diodes including modifications for light extraction and manufacturing methods therefor |
US20020139987A1 (en) * | 2001-03-29 | 2002-10-03 | Collins William David | Monolithic series/parallel led arrays formed on highly resistive substrates |
US20030008425A1 (en) * | 2001-06-06 | 2003-01-09 | Toshiya Uemura | Method for producing group III nitride compound semiconductor light-emitting element |
US20030015721A1 (en) * | 2001-07-23 | 2003-01-23 | Slater, David B. | Light emitting diodes including modifications for submount bonding and manufacturing methods therefor |
US20050029533A1 (en) * | 2003-05-09 | 2005-02-10 | Yifeng Wu | LED fabrication via ion implant isolation |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7829906B2 (en) | 2004-04-01 | 2010-11-09 | Cree, Inc. | Three dimensional features on light emitting diodes for improved light extraction |
US7384809B2 (en) | 2004-04-01 | 2008-06-10 | Cree, Inc. | Method of forming three-dimensional features on light emitting diodes for improved light extraction |
US20080135866A1 (en) * | 2004-04-01 | 2008-06-12 | Cree, Inc. | Method of forming three dimensional features on light emitting diodes for improved light extraction |
US20070037307A1 (en) * | 2004-04-01 | 2007-02-15 | Matthew Donofrio | Method of Forming Three-Dimensional Features on Light Emitting Diodes for Improved Light Extraction |
US8263995B2 (en) | 2004-04-01 | 2012-09-11 | Cree, Inc. | Three dimensional features on light emitting diodes for improved light extraction |
US20110068351A1 (en) * | 2004-04-01 | 2011-03-24 | Matthew Donofrio | Method of Forming Three Dimensional Features on Light Emitting Diodes for Improved Light Extraction |
US20080042141A1 (en) * | 2006-08-18 | 2008-02-21 | Adam William Saxler | Structure and method for reducing forward voltage across a silicon carbide-group iii nitride interface |
US7646024B2 (en) | 2006-08-18 | 2010-01-12 | Cree, Inc. | Structure and method for reducing forward voltage across a silicon carbide-group III nitride interface |
US20080167340A1 (en) * | 2007-01-10 | 2008-07-10 | Aerie Pharmaceuticals, Inc. | 6-Aminoisoquinoline Compounds |
US20090076850A1 (en) * | 2007-03-14 | 2009-03-19 | Hansell Douglas M | System for electronic prescriptions |
US20100151612A1 (en) * | 2007-03-16 | 2010-06-17 | Toyoda Gosei Co., Ltd. | Group III-V semiconductor device and method for producing the same |
US8420502B2 (en) | 2007-03-16 | 2013-04-16 | Toyoda Gosei Co., Ltd. | Group III-V semiconductor device and method for producing the same |
US20080237629A1 (en) * | 2007-03-16 | 2008-10-02 | Toyoda Gosei, Co., Ltd. | Group III-V Semiconductor device and method for producing the same |
US20090139567A1 (en) * | 2007-11-29 | 2009-06-04 | Philip Chihchau Liu | Conformal protective coating for solar panel |
US20100187571A1 (en) * | 2009-01-27 | 2010-07-29 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
CN102986043A (en) * | 2010-07-08 | 2013-03-20 | 欧司朗光电半导体有限公司 | Light-emitting diode chip and method for producing a light-emitting diode chip |
WO2012004112A1 (en) * | 2010-07-08 | 2012-01-12 | Osram Opto Semiconductors Gmbh | Light-emitting diode chip and method for producing a light-emitting diode chip |
US9048383B2 (en) | 2010-07-08 | 2015-06-02 | Osram Opto Semiconductors Gmbh | Light-emitting diode chip and method for producing a light-emitting diode chip |
US20160247973A1 (en) * | 2010-08-06 | 2016-08-25 | Epistar Corporation | Method of light emitting diode sidewall passivation |
US8664027B2 (en) | 2011-02-11 | 2014-03-04 | Varian Semiconductor Associates, Inc. | LED mesa sidewall isolation by ion implantation |
WO2012109110A1 (en) * | 2011-02-11 | 2012-08-16 | Varian Semiconductor Equipment Associates, Inc. | Led mesa sidewall isolation by ion implantation |
US20150200097A1 (en) * | 2011-11-21 | 2015-07-16 | Avogy, Inc. | Edge termination by ion implantation in gallium nitride |
US9330918B2 (en) * | 2011-11-21 | 2016-05-03 | Avogy, Inc. | Edge termination by ion implantation in gallium nitride |
WO2015121665A1 (en) * | 2014-02-13 | 2015-08-20 | Mled Limited | Semiconductor modification process and structures |
US10644197B2 (en) | 2014-02-13 | 2020-05-05 | Facebook Technologies, Llc | Semiconductor modification process for conductive and modified electrical regions and related structures |
US10211371B2 (en) | 2014-02-13 | 2019-02-19 | Facebook Technologies, Llc | Semiconductor modification process for conductive and modified electrical regions and related structures |
US10483438B2 (en) * | 2015-09-04 | 2019-11-19 | Sony Corporation | Component, substrate module, apparatus, and optical filter |
CN107924846A (en) * | 2015-09-04 | 2018-04-17 | 索尼公司 | Component, substrate module, equipment and optical filter |
JP2017117996A (en) * | 2015-12-25 | 2017-06-29 | ルネサスエレクトロニクス株式会社 | Semiconductor device and semiconductor device manufacturing method |
CN108538979A (en) * | 2017-03-06 | 2018-09-14 | 美科米尚技术有限公司 | Light emitting diode and its manufacturing method |
US10211173B1 (en) * | 2017-10-25 | 2019-02-19 | Mitsubishi Electric Corporation | Semiconductor device and manufacturing method thereof |
CN111564534A (en) * | 2020-04-07 | 2020-08-21 | 中国科学院上海微系统与信息技术研究所 | Single photon source preparation method, single photon source and integrated optical device |
Also Published As
Publication number | Publication date |
---|---|
US7943406B2 (en) | 2011-05-17 |
US20090104726A1 (en) | 2009-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7943406B2 (en) | LED fabrication via ion implant isolation | |
US7338822B2 (en) | LED fabrication via ion implant isolation | |
US7592634B2 (en) | LED fabrication via ion implant isolation | |
US6998642B2 (en) | Series connection of two light emitting diodes through semiconductor manufacture process | |
CN100435368C (en) | Flip chip light emitting diode and method of manufactureing the same | |
KR100609118B1 (en) | Flip chip light emitting diode and method of manufactureing the same | |
US20060202225A1 (en) | Submount for use in flipchip-structured light emitting device including transistor | |
WO2012091311A2 (en) | High efficiency light emitting diode | |
KR101719623B1 (en) | Light emitting diode | |
KR100691497B1 (en) | Light-emitting device and Method of manufacturing the same | |
KR101171356B1 (en) | Luminous element having arrayed cells and method of manufacturing the same | |
RU2523777C2 (en) | Extension of terminal pads to edge of chip with electrical insulation | |
KR101203138B1 (en) | Luminous device and the method therefor | |
KR100646635B1 (en) | Light-emitting device having arrayed cells and method of manufacturing the same | |
KR100663910B1 (en) | Light-emitting device and method of manufacturing the same | |
KR101773582B1 (en) | High efficiency light emitting diode | |
KR100644215B1 (en) | Luminous device and the method therefor | |
KR100663907B1 (en) | Luminous element having arrayed cells and method of manufacturing the same | |
CN217387195U (en) | Flip-chip type MICROLED chip structure | |
KR101633814B1 (en) | light emitting device | |
KR102350784B1 (en) | Uv light emitting device and lighting system | |
KR20160121836A (en) | Light emitting device and lighting system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CREE, INC., NORTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SLATER, DAVID BEARDSLEY;SUVOROV, ALEXANDER;EDMOND, JOHN ADAM;AND OTHERS;REEL/FRAME:016170/0915;SIGNING DATES FROM 20050223 TO 20050419 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |