US20050234684A1 - Design for manufacturability - Google Patents

Design for manufacturability Download PDF

Info

Publication number
US20050234684A1
US20050234684A1 US10/951,710 US95171004A US2005234684A1 US 20050234684 A1 US20050234684 A1 US 20050234684A1 US 95171004 A US95171004 A US 95171004A US 2005234684 A1 US2005234684 A1 US 2005234684A1
Authority
US
United States
Prior art keywords
design
design data
microdevice
method recited
recited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/951,710
Inventor
Joseph Sawicki
Laurence Grodd
John Ferguson
Sanjay Dhar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mentor Graphics Corp
Original Assignee
Mentor Graphics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=46302969&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US20050234684(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US10/827,990 external-priority patent/US20050015740A1/en
Application filed by Mentor Graphics Corp filed Critical Mentor Graphics Corp
Priority to US10/951,710 priority Critical patent/US20050234684A1/en
Assigned to MENTOR GRAPHICS CORP. reassignment MENTOR GRAPHICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FERGUSON, JOHN G., GRODD, LAURENCE W., SAWICKI, JOSEPH D., DHAR, SANJAY
Publication of US20050234684A1 publication Critical patent/US20050234684A1/en
Priority to US12/334,369 priority patent/US8555212B2/en
Priority to US13/747,431 priority patent/US20140040850A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/398Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/35Nc in input of data, input till input file format
    • G05B2219/35028Adapt design as function of manufacturing merits, features, for manufacturing, DFM
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/45Nc applications
    • G05B2219/45028Lithography
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2111/00Details relating to CAD techniques
    • G06F2111/08Probabilistic or stochastic CAD
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/18Manufacturability analysis or optimisation for manufacturability
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/02Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]

Definitions

  • the present invention relates to various techniques and tools to assist in the design of microdevices.
  • Various aspects of the present invention are particularly applicable to the design of microdevices so as to improve the subsequent manufacturability of those microdevices.
  • Microcircuit devices are used in a variety of products, from automobiles to microwaves to personal computers. Designing and fabricating microcircuit devices involves many steps; which has become known as a ‘design flow,’ the particular steps of which are highly dependent on the type of microcircuit, the complexity, the design team, and the microcircuit fabricator or foundry. Several steps are common to all design flows: first a design specification is modeled logically, typically in a hardware design language (HDL). Software and hardware “tools” verify the design at various stages of the design flow by running software simulators and/or hardware emulators, and errors are corrected.
  • HDL hardware design language
  • the design data often called a “netlist”, represents the specific electronic devices, such as transistors, resistors, and capacitors, and their interconnections that will achieve the desired logical result. Preliminary estimates of timing may also be made at this stage using an assumed characteristic speed for each device. This “netlist” can also be viewed as corresponding to the level of representation displayed in typical circuit diagrams.
  • the physical design data represents the patterns that will be written onto the masks used to fabricate the desired microcircuit device, typically by photolithographic processes.
  • Each layer of the integrated circuit has a corresponding layer representation in the physical database, and the geometric shapes described by the data in that layer representation define the relative locations of the circuit elements.
  • the shapes for the layer representation of an implant layer define the regions where doping will occur; the line shapes in the layer representation of an interconnect layer define the locations of the metal wires to connect elements, etc. It is very important that the physical design information accurately embody the design specification and logical design for proper performance.
  • the physical design data also called a “layout”
  • the data must conform to the requirements of the manufacturing facility, or “fab”, that will manufacture the final devices.
  • fab specifies its own physical design parameters for compliance with their process, equipment, and techniques.
  • microcircuit device manufacturers develop new techniques that allow microcircuit devices, such as programmable microprocessors, to be more complex and smaller in size.
  • Microprocessors are now manufactured with over 50 million transistors, each with dimensions of only 90 nm. As the devices continue to become smaller, more of them can become integrated into a single chip.
  • many manufacturers are now employing these techniques to manufacture other types of microdevices, such as optical devices, photonic structures, mechanical machines or other micro-electromechanical systems (MEMS) and static storage devices. These other microdevices show promise to be as important as microcircuit devices are currently.
  • MEMS micro-electromechanical systems
  • a conventional microcircuit device may have many millions of connections, and each connection may cause the microcircuit to operate incorrectly or even fail if the connection is not properly designated. Not only must the connections be properly designated, but the structure of the connections themselves must be properly manufactured.
  • a microcircuit device may have several different conductive or “wiring” layers connected by plugs of conductive material referred to as a “contacts” or “vias.” Referring now to FIGS. 1A and 1B , these figures illustrate an idealized design for a portion of a microcircuit device 101 .
  • the microcircuit device 101 includes wires formed in a first conductive layer of material 103 and a second conductive layer of material 105 separated by a nonconductive layer of material 107 .
  • the conductive layers 103 and 105 then are connected by a conductive plug of metal or via 109 through the nonconductive layer 107 .
  • these figures are for illustrative purposes only, and thus may omit some features, such as barrier layers of material or detailed topological features, that might occur in an actual structure, for simplicity and ease of understanding.
  • the via 109 of the idealized design shown in FIG. 1 will provide a suitable connection between the conductive layers 103 and 105
  • variation in local processing conditions during the manufacture of the device 101 may cause a particular via to be too small to provide a suitable electrical connection.
  • the manufactured via 109 ′ is too small to carry a minimum required current between conductive layers 103 and 105 .
  • a manufacturer may modify the design of the microcircuit to include a second or “redundant” via as a backup in case the first via is not properly formed during the manufacturing process.
  • the device 101 may include two vias 109 A and 109 B, as shown in FIG. 3 .
  • a single via is not manufactured correctly, its redundant via may still form the desired connection.
  • a conventional microcircuit may have 15 million vias, of which 10 million may be originally designed as single-transition vias. Identifying and doubling even 2 million of those vias would therefore provide a significant improvement in the reliability of the microcircuit.
  • Adding redundant vias reduces the occurrence of via failures, but not all vias can be duplicated.
  • the layout of a circuit may only allow room for a single via between two layers of conductive material.
  • the additional metal required to form a redundant via may change the capacitance of the surrounding circuit. If the timing of that circuit is critical, adding a redundant via may cause more problems than it would solve. Identifying an insufficiently redundant via is purely a geometric operation, but determining whether to “fix” a via by adding a redundant via requires source information relating to the entire microcircuit design. The device manufacturer thus cannot simply double each via, but must instead determine which vias can be doubled without impacting the operation of the microcircuit.
  • Vias have been described above as one example of a microdevice structure that can be designed for greater reliability, but there are numerous aspects of a microdevice design that can be modified to improve the reliability, performance or cost of the device, or a combination of two or more of these features.
  • “critical area analysis” can often be applied to predict the susceptibility of a grid of wires to be shorted by a defect, and designs can be altered to increase the spacings between wires in these critical areas, reducing the susceptibility to failure.
  • contacts that connect a polysilicon structure (e.g., a transistor gate) with a metal layer may also be designed for greater reliability.
  • Masks and reticles are typically made using large tools that expose a blank reticle using electron or laser beams. The pattern of exposure is used to write the desired circuit patterns on the mask, which in turn is used to print the actual device structures on the wafers.
  • Most mask writing tools are able to only write certain kinds of polygons, such as rectangles or trapezoids, and only if they are smaller that a machine limited dimension. Larger features, or features that are not basic rectangles or trapezoids (which would be a majority of microcircuit features) must be “fractured” into these smaller, more basic polygons for writing.
  • the length of time it takes to write a mask is in direct proportion to the number of polygons into which a layout has been fractured.
  • a more efficient fracturing into a smaller number of polygons can improve the throughput of the mask writing tool considerably. This is especially true for the complex feature shapes created when a layout has been modified by RET software, to compensate for the distortions and optical effects that will occur during photolithographic processing.
  • the design of a microdevice therefore can be modified for improved manufacturability at a number of different levels, from the overall arrangement of components to the specific mask shapes used to form those components.
  • microdevice designs can be modified for improved manufacturability, these modifications are not typically available to the microdevice designer during the design process. Instead, these modifications are typically provided by the fab that will manufacture the microdevice after the design has been created. The modifications provided by a fab may depend upon, for example, the manufacturing equipment employed by the fab, the fab's technical expertise and its previous manufacturing experience. Some characteristics of a microdevice design will facilitate the fab to implement these modifications, but other design characteristics may hinder the implementation of these modifications.
  • various examples of the invention provide techniques for modifying an existing microdevice design to improve its manufacturability.
  • the manufacturing improvements may be directed toward an improved yield in manufacturing the microdevices, better operating performance, lower costs for manufacturing the microdevice, or a combination of two or more of these features.
  • a designer receives manufacturing criteria or process information associated with data in a design, which are stored in a statistical database.
  • the design data associated with particular aspects of the manufacturing criteria are then identified and provided to the microdevice designer, who may choose to modify the design based upon the manufacturing criteria. In this manner, the designer can directly incorporate manufacturing criteria from the foundry in the original design of the microdevice.
  • FIGS. 1 to 3 illustrate a device having a via between two conductive layers.
  • FIG. 4 illustrates a tool to assist in the design of a microdevice for improved manufacturability.
  • FIGS. 5A and 5B illustrate a flowchart describing a process for improving a microdevice design for manufacturability.
  • FIG. 6 illustrates areas around a via for locating a redundant via.
  • FIG. 7 illustrates four parallel connection lines.
  • Various embodiments of the invention relate to techniques for modifying an existing microdevice design to improve the manufacturability of the microdevice.
  • the improvements to manufacturability may result in an improved yield for the microdevices (that is, fewer failures per manufactured microdevice).
  • the improvements may also result in better operating performance of the microdevice, lower costs for manufacturing the microdevice, or a combination of two or more of these features.
  • manufacturing criteria or process information associated with data in a design are provided to a database designed to receive such data.
  • the associated design data then is identified and provided to the microdevice designer, who may choose to modify the design based upon the manufacturing criteria. Hints suggesting possible corrections, based on other criteria in a statistical database or historical use of the database, may also be provided to the designer.
  • automatic correction of the associated design data based upon the manufacturing criteria may be carried out, and the tentative result provided to the designer for approval.
  • the changes to the design data may be completed without any approval from the designer. In this manner, manufacturing criteria or other process information from the fab can be directly incorporated into the original design of the microdevice.
  • FIG. 4 illustrates one example of a design for manufacturing (DFM) tool 401 according to various embodiments of the invention.
  • an input/output terminal 403 communicates with a design data processing module 405 , and a design data database 407 .
  • the input/output terminal 403 is a user interface to view and manipulate those portions of a design associated with manufacturing criteria. Further, the input/output terminal 403 may provide a user interface that allows a user to specify which portions of a design will be modified based upon its associated manufacturing criteria.
  • the design data processing module 405 is a processing tool that can be used to manipulate design data for a microdevice. More particularly, the design data processing module 405 may be a programmable computer executing instructions for manipulating microdevice design data. According to various embodiments of the invention, for example, the design data processing module 405 may be implemented as part of a programmable computer executing the CALIBRE® verification and manufacturability software tools available from Mentor Graphics® Corporation of Wilsonville, Oreg. Accordingly, various embodiments of the invention may be implemented by software instructions stored on a medium for execution by a programmable computer. Similarly, various embodiments of the invention may be implemented by the execution of software instructions with a programmable computer.
  • the design data processing module 405 identifies design data in a microdevice design that is associated with provided manufacturing criteria or process information. The design data processing module 405 will then provide the identified design data to a user of the input/output terminal 403 for consideration. Based upon input from the user, the design data processing module 405 will also modify the design data using the manufacturing criteria, to improve the manufacturability of the design.
  • the design data database 407 then stores the information employed by the design data processing module 405 , including, for example, the design for the microdevice, the manufacturing criteria, and instructions provided by a user through the input/output terminal 403 .
  • the design for manufacturability tool 401 may also include a statistical data processing module 409 and a statistical data database 411 .
  • the statistical data processing module 409 organizes the design data associated with manufacturing criteria into statistically relevant information. For example, as will be discussed in more detail below, the statistical data processing module 409 may create a map showing areas of a design that have a high density of structures (such as vias) associated with manufacturing criteria. As will also be discussed in more detail below, if the design is hierarchically organized, the statistical data processing module 409 may provide statistical information relative to different hierarchical levels of the design.
  • the statistical data processing module 409 may individually or collectively provide statistical information for design data within a selected cell, within a selected group of cells, or for the entire design.
  • the statistical data database 411 then stores the information used by the statistical data database 411 to organize the design data into statistical information.
  • the multiformat design database 413 provides design information to the design data database 407 and the statistical data database 411 in a variety of formats used to design different aspects of microdevices.
  • the multiformat design database 413 may include design information for a microcircuit in the form of a “netlist”, which abstractly describes electrical connections between components of the microcircuit.
  • the multiformat design database 413 may, for example, store and translate design information into and from any desired format, such as GDSII, OASIS, OAC, Genesis, Apollo, GL1, SPICE, Verilog, VHDL, CDL, and Milkyway, among others.
  • the multiformat design database 413 also may include design information for a microcircuit in the form of a “fracture format”, which geometrically describes the layout of a layer of a microdevice after it has been prepared for use in a mask writing tool.
  • the multiformat design database 413 may, for example, store and translate this type of design information into and from formats that describe polygonal structures used to form components of the microdevice.
  • the multiformat design database 413 may also store and translate this type of design information into and from formats that describe the features on masks used to form the polygonal structures during a photolithographic process.
  • FIGS. 5A and 5B illustrate a flowchart showing one method of operation for a design for manufacturability tool according to various embodiments of the invention, such as the design for manufacturability tool 401 shown in FIG. 4 .
  • This method will be described with particular application to the modification of vias in a microcircuit design to improve yield, but it should be appreciated that this method may be applicable to any type of desired modification to a microdevice design.
  • manufacturing criteria is received through, for example, the multiformat design database 413 into the design data database 407 .
  • the manufacturing criteria may be any information relevant to the manufacturing of the microdevice.
  • the manufacturing criteria may be the minimum amount of external space surrounding a via that is needed to safely create a redundant via without interfering with another component (e.g., a wiring line, a transistor gate, etc.) of the microcircuit.
  • the manufacturing criteria may also include the minimum offset of the redundant via from the original via, and the minimum amount of required external space surrounding a conductive layer that will be connected by a redundant via.
  • the manufacturing criteria will be provided by a foundry that will manufacture the microdevice.
  • the fab will typically have more expertise on the capabilities and limitations of the equipment that they will employ to manufacture the microdevice, The fab thus will be able to provide useful guidance to the microdevice designer on how the design can be improved for manufacturability (such as the minimum available spacing from other components required to safely add a redundant via).
  • this useful information was available to the designer, typically in the form of written reports and summaries, but no software tool existed which allowed linking the databases containing the manufacturing criteria with the editors for modifying a design. In other words, the designer had no practical way to use the information to analyze or modify a design.
  • the manufacturing experience and knowledge of the fab can be directly incorporated into a microdevice design during its creation.
  • the manufacturing criteria may be alternately or additionally provided by the designer of the microdevice.
  • the designer may, for example, specify the minimum available spacing from other components required to safely add a redundant via.
  • the design data processing module 405 identifies design data associated with the manufacturing criteria in step 503 .
  • the design data processing module 405 identifies all pairs of conductive layers or “interconnects” in the existing design that are connected by a single via.
  • the design data processing module 405 will then examine the area surrounding each via structure (with each via structure including both the via and the interconnects connected by the via) to determine if the via structure can support a redundant via. More particularly, for each via structure in the design, the design data processing module 405 will examine the area of the first interconnect offset from one side of the via by the offset values specified in the manufacturing criteria.
  • the design data processing module 405 will then determine if this area of the first interconnect will allow a via to be formed that satisfies the external minimum spacing set forth in the manufacturing criteria. Similarly, the design data processing module 405 will determine if the corresponding areas of the via layer (i.e., the layer through which the via will be formed) and the second interconnect will both allow a via to be formed that satisfies the external minimum spacing value or values set forth in the manufacturing criteria.
  • FIG. 6 illustrates a region 601 of a first interconnect in a via structure that includes the via 603 .
  • the design data processing module 405 may examine the area 605 A to one side of the via 603 defined by the offset values specified in the manufacturing criteria area 605 A, to determine if a via can be formed in this area 603 A that will comply with the external minimum spacing value or values set forth in the manufacturing criteria.
  • the design data processing module 405 will also determine if the corresponding area of the via layer and the corresponding area of the second interconnect will both allow a via to be formed that satisfies the external minimum spacing value or values set forth in the manufacturing criteria.
  • the design data processing module 405 may examine the areas 605 B- 605 D in series to determine if a via can be formed in any of these areas. It should be note that, while the areas 605 A- 605 D are shown as horizontally and vertically aligned in FIG. 6 , it should be appreciated that various embodiments of the invention may determine if any desired areas, such as, for example, the location between areas 605 A and 605 B, will support a redundant via.
  • the design data processing module 405 will create modified design data for manufacturing the redundant via using the minimum spacing requirements set forth in the manufacturing criteria. That is, in step 505 , the design data processing module 405 will create modified design data corresponding to the identified design data based upon the manufacturing criteria.
  • This modified design data may include, for example, data specifying the location and geometry of the redundant, the location and geometry of an extension of the conductive layer 103 or 105 needed to reach the redundant via, or any other data necessary to form the redundant via according to a desired manufacturing process.
  • the statistical data processing module 409 obtains the modified design data and the original design data.
  • the statistical data processing module 409 provides the input/output terminal 403 with feedback to the user of the tool 401 regarding the modified design data.
  • the statistical data processing module 409 provides feedback to the user that, e.g., identifies the via structures that can be modified to include redundant vias.
  • the input/output terminal 403 may be any type of device capable of providing a user with a user interface for interacting with the design for manufacture tool 401 .
  • the input/output terminal 403 may be a programmable computer connected to the design data processing module 405 and the statistical data processing module 409 through a private network or a public network, such as the Internet.
  • the input/output terminal 403 may include one or more input devices, such as a display, and one more output devices, such as a keyboard, mouse or other pointing device, directly connected to the design data processing module 405 or the statistical data processing module 409 .
  • the statistical data processing module 409 may create a “temperature” map, showing the regions of the microdevice for which the modified data occurs most frequently.
  • the map might show regions where 0-10% of the original via structures can be modified to include a redundant via with one color. The map might then show regions where 11-20% of the original via structures can be modified to include a redundant via with another color, and so forth.
  • the statistical data processing module 409 may create a map showing each location for which modified design data has been created.
  • the statistical data processing module 409 may create feedback for one or more specific levels of the hierarchy. For example, the original design may be organized into “cells” corresponding to different portions of the design. One cell of design data might then correspond to a discrete component, such as a memory circuit, that occurs several hundred times on the microdevice, while a “higher” cell might then represent a register incorporating several of the memory circuits. Rather than providing feedback corresponding to the entire design, the statistical data processing module 409 may thus instead provide feedback based upon the cell of design data representing the memory circuit. For example, the statistical data processing module 409 may create a temperature map of just the memory circuit showing the regions of the microdevice for which the modified data occurs most frequently.
  • the statistical data processing module 409 may create a map of the register showing each location in the memory circuit for which modified design data has been created, or a map of the entire microcircuit showing each location in the memory circuit for which modified design data has been created.
  • the statistical data processing module 409 may instead provide feedback based upon geographical regions of the microcircuit represented by the design data. For example, the statistical data processing module 409 may partition the area of the microdevice into different regions. Those regions with a high number or percentage of design modifications may be shown in one color, while those regions with a lower number or percentage of design modifications may be shown in another color. This feature allows a designer to focus attention on those portions of a design for which the design modifications will be the most significant.
  • any type of desired feedback may be provided by the statistical data processing module 409 .
  • the design data database 407 may, for example, create histograms rather than maps for the entire microdevice or particular regions, components, or cells of the microdevice.
  • the design data processing module 405 may provide pie charts, lists, or any other type of information desirable or useful to inform the user of the available modifications to the design data that was determined by the design data processing module 405 .
  • various embodiments of the invention may allow a user to select how the feedback information will be displayed. For example, some embodiments of the invention may allow the user to select different ranges or values used to display the feedback information.
  • some embodiments of the invention may allow a user to create a map showing regions where 0-15% or 0-20% of the original via structures can be modified to include a redundant via with a single color, rather than displaying regions where 0-10% of the original via structures can be modified with one color and displaying regions where 11-20% of the original via structures can be modified with a different color.
  • various embodiments of the invention may allow a user to specify customized regions, component groups or cell groups for which feedback information will be displayed.
  • the statistical data processing module 409 or the design data processing module 405 may additionally provide the user with guidance information useful in determining whether modified design data will be incorporated into the design.
  • the feedback information may include expected yield data describing the increase in yield that may be expected for the modified design data.
  • the feedback may include cost data describing the increase (or decrease) in manufacturing costs that will result from incorporating the modified design data into the microdevice design.
  • the feedback may include performance information describing any increase or decrease in the performance of the microdevice that will result from incorporating the modified design data. An example of this would be timing data, showing the impact on the time it will take for certain logical operations to complete using the modified design data.
  • the feedback may also include any combination of guidance information.
  • the feedback to the user may include cost benefit analysis information describing both the cost change and the resulting yield changes obtained from implementing the modified design data.
  • the feedback may encompass all of the modified design data, be specific to particular categories of modified design data, or both.
  • the modified design data relates to both redundant vias and, e.g., widened connection lines
  • the feedback information may describe the increase in yield for incorporating the modified design data relating to the redundant vias, the increase in yield for incorporating the modified design data relating to the widened connection lines, the increase in yield for incorporating both sets of modified design data, or any combination of the three categories of yield information.
  • the user selects which portions of the modified design data will be incorporated into the design. It should be appreciated that the user may choose to incorporate all of the modified design data, or only a portion of the modified design data. For example, a user may employ the tool 401 to identify both via structures that can be modified to include redundant vias and connection lines that can be widened. Upon considering the modified design data, the user may decide that the potential design changes to the connection lines are impractical, unfeasible, or unnecessary. In this situation, the user can then select to incorporate only the modified design data relating to redundant vias into the circuit design, and discard the modified design data relating to widened connection lines.
  • Various embodiments of the invention may alternately or additionally allow a user to incorporate modified design data based upon particular hierarchical levels of the design. For example, a user may choose to incorporate modified design data for one or more cells in the design hierarchy, and discard the modified design data for other cells at the same hierarchical level.
  • various embodiments of the invention may alternately or additionally allow a user to incorporate modified design data based upon particular components of the microdevice. For example, a user may choose to incorporate modified design data for a type of memory circuit used in the microdevice, but discard the modified design data for a more sensitive radio frequency modulation component.
  • the design data processing module 405 revises the microdevice design to include the modified design data selected by the user. In this manner, the design improvements based upon the manufacturing criteria can be incorporated directly into the design. Further, the design improvements can be incorporated into the design before the design is provided to the foundry.
  • one or more of the steps described above may be reordered or omitted entirely.
  • modifications to design data may automatically be incorporated into a design without requiring a user's approval.
  • the user may only receive feedback regarding modified design data, without being able to directly incorporate the modified design data into the original design.
  • the user may, for example, use an alternate tool to incorporate the modified design data.
  • the designer may be required to select which modified design data will not be incorporated into the design, with the unselected modified design data then being automatically incorporated into the design.
  • the manufacturing criteria may determine a minimum distance between a redundant via and a connection line. Based upon this minimum distance, the design data processing module 405 will determine whether an area can support a redundant via without being positioned too close to a connection line. With still other embodiments of the invention, however, the manufacturing criteria may include parameters for moving or narrowing a connection line. Accordingly, the design data processing module 405 may employ these parameters to additionally determine whether an area can be made to support a redundant via by moving or narrowing a connection line. Modified design data created using such manufacturing criteria may thus include both data for creating a redundant via and data for moving or narrowing a connection line. The feedback provided for the modified design data may then separately identify redundant vias that can be created without modifying a designed connection line and redundant vias that can be created by moving or narrowing a connection line.
  • Various embodiments of the invention may employ manufacturing criteria on a rule basis, on a model basis, or a combination of the two.
  • the design for manufacture tool 601 will follow specific rules to create modified design data.
  • the above-described method relating to the creation of redundant vias may be implemented a rule-based application of manufacturing criteria.
  • the design data process module 405 may follow a series of rules specifying, e.g., that it check every single-transition via (or every selected single-transition via) to determine if the via will support a redundant via, provide one type of output if the via will support a redundant via complying with the manufacturing criteria, and provide another type of output if the via will not support a redundant via complying with the manufacturing criteria.
  • the design for manufacture tool 601 will employ a model, such as a process fabrication model, to determine how the design data will be modified.
  • a model such as a process fabrication model
  • a particle-size versus yield model may be employed to create modified design data that accounts for a number of different variables.
  • connection lines 701 - 707 illustrates four parallel connection lines 701 - 707 .
  • the connection line 701 is spaced at a distance d 1 from the connection line 703 .
  • the connection line 705 is spaced at a distance d 1 from the connection line 707 .
  • Connection lines 703 and 705 are then separated by a distance d 2 that is greater than the distance d 1 .
  • particles in the atmosphere during the manufacturing process can damage or even destroy the functionality of adjacent connection lines. For example, a particle contacting two adjacent connection lines may short the lines, causing them to work improperly. For this reason, manufacturers strictly control the number and size of particles in their microcircuit fabrication rooms.
  • the frequency of shorting faults may be reduced by reducing the number of particles wider than distance d 1 , increasing the value of distance d 1 , or both.
  • Increasing the value of distance d 1 by moving connection lines 703 and 705 closer together, however, will make these connection lines more susceptible to shorting (i.e., would increase the number of particles larger than distance d 2 ).
  • both reducing the number of particles wider than distance d 1 and widening the value of the distance d 1 between connections lines would provide yield benefits but would also incur manufacturing and/or performance costs.
  • various embodiments of the invention may employ models relating yield benefits, manufacturing costs, performance costs or a combination of the three to particle size and distribution values, connection line width and distribution values, or both.
  • the invention may employ a model that identifies how the yield of a circuit design is affected by different particle size and distribution values.
  • the particle size and distribution values may be graphically represented by, e.g., a bell-type curve showing the number of particles per cubic foot of space that are smaller than one micron, the number of particles per cubic foot of space that are between one and five microns in size, the number of particles per cubic foot of space that are between five and ten microns in size, etc.
  • This model may further identify how the manufacturing yield of the design changes if the connection width and distribution values are changed (e.g., if the distance between more connection lines are widened).
  • various embodiments of the invention may create modified design data that, for example, widens the distance between various connection lines. Further, various embodiments of the invention may provide feedback to a designer that allows the designer to compare the yield benefits and/or incurred costs of widening the distance between various connection lines with the yield benefits and/or incurred costs of reducing the distribution of particles above a selected size during manufacturing.
  • various embodiments of the invention may be used to modify any type of design data for improved manufacturability.
  • various examples of the invention may be used to widen connection lines, add metal fill to planarize the surface of a microdevice, reduce the density of connections in a region of a microcircuit, or any other improvement to a component of a microdevice.
  • various examples of the invention may be employed to improve geometric design data used to construct the geometric features of a microdevice.
  • different implementations of the invention may be employed to improve the shape of masks used in a photolithographic processes to create a microdevice.
  • mask design data may be modified to extend the end caps of polygonal structures of the microdevice when room is available, to ensure that the resulting polygon structures are manufactured with sufficient surface area.
  • the arrangement of the polygonal structures can be modified to reduce the number of steps in the photolithographic process (or “shot count”).
  • CMP chemical-mechanical polishing

Abstract

Techniques are disclosed for modifying an existing microdevice design to improve its manufacturability. With these techniques, a designer receives manufacturing criteria associated with data in a design. The associated design data then is identified and provided to the microdevice designer, who may choose to modify the design based upon the manufacturing criteria. In this manner, the designer can directly incorporate manufacturing criteria from the foundry in the original design of the microdevice.

Description

  • This application claims priority to and is a continuation-in-part of provisional U.S. Application No. 60/488,363, filed Jul. 18, 2003, entitled “Techniques For Maximizing Yield In Nanometer Designs,” naming John Ferguson et al. as inventors, which application is incorporated entirely herein by reference. This application also claims priority to and is a continuation-in-part of U.S. patent application Ser. No. 10/827,990, filed Apr. 19, 2004, entitled “Design For Manufacturability,” naming Joseph Sawicki et al. as inventors, which application also is incorporated entirely herein by reference. Still further, this application claims priority to and is a continuation-in-part of International PCT Patent Application No. PCT/US2004/22831, filed Jul. 16, 2004, entitled “Design For Manfacturability,” naming Joseph Sawicki et al. as inventors, which application also is incorporated entirely herein by reference.
  • FIELD OF THE INVENTION
  • The present invention relates to various techniques and tools to assist in the design of microdevices. Various aspects of the present invention are particularly applicable to the design of microdevices so as to improve the subsequent manufacturability of those microdevices.
  • BACKGROUND OF THE INVENTION
  • Microcircuit devices are used in a variety of products, from automobiles to microwaves to personal computers. Designing and fabricating microcircuit devices involves many steps; which has become known as a ‘design flow,’ the particular steps of which are highly dependent on the type of microcircuit, the complexity, the design team, and the microcircuit fabricator or foundry. Several steps are common to all design flows: first a design specification is modeled logically, typically in a hardware design language (HDL). Software and hardware “tools” verify the design at various stages of the design flow by running software simulators and/or hardware emulators, and errors are corrected.
  • After the logical design is satisfactory, it is converted into design data by synthesis software. The design data, often called a “netlist”, represents the specific electronic devices, such as transistors, resistors, and capacitors, and their interconnections that will achieve the desired logical result. Preliminary estimates of timing may also be made at this stage using an assumed characteristic speed for each device. This “netlist” can also be viewed as corresponding to the level of representation displayed in typical circuit diagrams.
  • Once the relationships between circuit elements have been established, the design is again transformed, this time into the specific geometric elements that define the shapes that will occur to form the individual elements. Custom layout editors, such as Mentor Graphics' IC Station or Cadence's Virtuoso are commonly used for this task. Automated place and route tools can also be used to define the physical layouts, especially of wires that will be used to interconnect logical elements.
  • The physical design data represents the patterns that will be written onto the masks used to fabricate the desired microcircuit device, typically by photolithographic processes. Each layer of the integrated circuit has a corresponding layer representation in the physical database, and the geometric shapes described by the data in that layer representation define the relative locations of the circuit elements. For example, the shapes for the layer representation of an implant layer define the regions where doping will occur; the line shapes in the layer representation of an interconnect layer define the locations of the metal wires to connect elements, etc. It is very important that the physical design information accurately embody the design specification and logical design for proper performance. Further, because the physical design data, also called a “layout”, is used to create the photomasks or reticles used in manufacturing, the data must conform to the requirements of the manufacturing facility, or “fab”, that will manufacture the final devices. Each fab specifies its own physical design parameters for compliance with their process, equipment, and techniques.
  • As the importance of microcircuit devices grow, designers and manufacturers continue to improve these devices. Each year, for example, microcircuit device manufacturers develop new techniques that allow microcircuit devices, such as programmable microprocessors, to be more complex and smaller in size. Microprocessors are now manufactured with over 50 million transistors, each with dimensions of only 90 nm. As the devices continue to become smaller, more of them can become integrated into a single chip. Moreover, many manufacturers are now employing these techniques to manufacture other types of microdevices, such as optical devices, photonic structures, mechanical machines or other micro-electromechanical systems (MEMS) and static storage devices. These other microdevices show promise to be as important as microcircuit devices are currently.
  • As microdevices become more complex, they also become more difficult to design. A conventional microcircuit device, for example, may have many millions of connections, and each connection may cause the microcircuit to operate incorrectly or even fail if the connection is not properly designated. Not only must the connections be properly designated, but the structure of the connections themselves must be properly manufactured. For example, a microcircuit device may have several different conductive or “wiring” layers connected by plugs of conductive material referred to as a “contacts” or “vias.” Referring now to FIGS. 1A and 1B, these figures illustrate an idealized design for a portion of a microcircuit device 101. According to this idealized design, the microcircuit device 101 includes wires formed in a first conductive layer of material 103 and a second conductive layer of material 105 separated by a nonconductive layer of material 107. The conductive layers 103 and 105 then are connected by a conductive plug of metal or via 109 through the nonconductive layer 107. It should be appreciated that these figures are for illustrative purposes only, and thus may omit some features, such as barrier layers of material or detailed topological features, that might occur in an actual structure, for simplicity and ease of understanding.
  • Although the via 109 of the idealized design shown in FIG. 1 will provide a suitable connection between the conductive layers 103 and 105, variation in local processing conditions during the manufacture of the device 101 may cause a particular via to be too small to provide a suitable electrical connection. For example, as shown in FIG. 2, the manufactured via 109′ is too small to carry a minimum required current between conductive layers 103 and 105. To address this problem, a manufacturer may modify the design of the microcircuit to include a second or “redundant” via as a backup in case the first via is not properly formed during the manufacturing process. More particularly, instead of a single via 109 forming the only transition between two conductive layers (i.e., a “single-transition” via), the device 101 may include two vias 109A and 109B, as shown in FIG. 3. Thus, if a single via is not manufactured correctly, its redundant via may still form the desired connection. A conventional microcircuit may have 15 million vias, of which 10 million may be originally designed as single-transition vias. Identifying and doubling even 2 million of those vias would therefore provide a significant improvement in the reliability of the microcircuit.
  • Adding redundant vias reduces the occurrence of via failures, but not all vias can be duplicated. For example, the layout of a circuit may only allow room for a single via between two layers of conductive material. Also, the additional metal required to form a redundant via may change the capacitance of the surrounding circuit. If the timing of that circuit is critical, adding a redundant via may cause more problems than it would solve. Identifying an insufficiently redundant via is purely a geometric operation, but determining whether to “fix” a via by adding a redundant via requires source information relating to the entire microcircuit design. The device manufacturer thus cannot simply double each via, but must instead determine which vias can be doubled without impacting the operation of the microcircuit.
  • Vias have been described above as one example of a microdevice structure that can be designed for greater reliability, but there are numerous aspects of a microdevice design that can be modified to improve the reliability, performance or cost of the device, or a combination of two or more of these features. For example, “critical area analysis” can often be applied to predict the susceptibility of a grid of wires to be shorted by a defect, and designs can be altered to increase the spacings between wires in these critical areas, reducing the susceptibility to failure. Similarly, like vias, “contacts” that connect a polysilicon structure (e.g., a transistor gate) with a metal layer may also be designed for greater reliability.
  • Another example can be found in the preparation of the layout data for mask or reticle fabrication. Masks and reticles are typically made using large tools that expose a blank reticle using electron or laser beams. The pattern of exposure is used to write the desired circuit patterns on the mask, which in turn is used to print the actual device structures on the wafers. Most mask writing tools are able to only write certain kinds of polygons, such as rectangles or trapezoids, and only if they are smaller that a machine limited dimension. Larger features, or features that are not basic rectangles or trapezoids (which would be a majority of microcircuit features) must be “fractured” into these smaller, more basic polygons for writing. Often, the length of time it takes to write a mask is in direct proportion to the number of polygons into which a layout has been fractured. Clearly, a more efficient fracturing into a smaller number of polygons can improve the throughput of the mask writing tool considerably. This is especially true for the complex feature shapes created when a layout has been modified by RET software, to compensate for the distortions and optical effects that will occur during photolithographic processing. The design of a microdevice therefore can be modified for improved manufacturability at a number of different levels, from the overall arrangement of components to the specific mask shapes used to form those components.
  • While microdevice designs can be modified for improved manufacturability, these modifications are not typically available to the microdevice designer during the design process. Instead, these modifications are typically provided by the fab that will manufacture the microdevice after the design has been created. The modifications provided by a fab may depend upon, for example, the manufacturing equipment employed by the fab, the fab's technical expertise and its previous manufacturing experience. Some characteristics of a microdevice design will facilitate the fab to implement these modifications, but other design characteristics may hinder the implementation of these modifications.
  • It would be desirable, therefore, to allow a microdevice designer to incorporate modifications to improve the manufacturability into the design flow for the microdevice design. Further, it would be desirable to provide the designer with some guidance as to how the original design should be modified to improve its manufacturability at the foundry. That is, it would be desirable to provide a designer with guidance on how to design a microdevice so that modifications to improve the microdevice's manufacturability can be more optimally applied by the fab at the time of the microdevice's manufacture.
  • BRIEF SUMMARY OF THE INVENTION
  • Advantageously, various examples of the invention provide techniques for modifying an existing microdevice design to improve its manufacturability. The manufacturing improvements may be directed toward an improved yield in manufacturing the microdevices, better operating performance, lower costs for manufacturing the microdevice, or a combination of two or more of these features. According to different examples of the invention, a designer receives manufacturing criteria or process information associated with data in a design, which are stored in a statistical database. The design data associated with particular aspects of the manufacturing criteria are then identified and provided to the microdevice designer, who may choose to modify the design based upon the manufacturing criteria. In this manner, the designer can directly incorporate manufacturing criteria from the foundry in the original design of the microdevice.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1 to 3 illustrate a device having a via between two conductive layers.
  • FIG. 4 illustrates a tool to assist in the design of a microdevice for improved manufacturability.
  • FIGS. 5A and 5B illustrate a flowchart describing a process for improving a microdevice design for manufacturability.
  • FIG. 6 illustrates areas around a via for locating a redundant via.
  • FIG. 7 illustrates four parallel connection lines.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Overview
  • Various embodiments of the invention relate to techniques for modifying an existing microdevice design to improve the manufacturability of the microdevice. The improvements to manufacturability may result in an improved yield for the microdevices (that is, fewer failures per manufactured microdevice). The improvements may also result in better operating performance of the microdevice, lower costs for manufacturing the microdevice, or a combination of two or more of these features.
  • According to different embodiments of the invention, manufacturing criteria or process information associated with data in a design are provided to a database designed to receive such data. The associated design data then is identified and provided to the microdevice designer, who may choose to modify the design based upon the manufacturing criteria. Hints suggesting possible corrections, based on other criteria in a statistical database or historical use of the database, may also be provided to the designer. In some cases, automatic correction of the associated design data based upon the manufacturing criteria may be carried out, and the tentative result provided to the designer for approval. In other cases, based on the correction history, the changes to the design data may be completed without any approval from the designer. In this manner, manufacturing criteria or other process information from the fab can be directly incorporated into the original design of the microdevice. Various examples of the invention will be discussed in more detail below.
  • Design for Manufacturability Tool
  • FIG. 4 illustrates one example of a design for manufacturing (DFM) tool 401 according to various embodiments of the invention. As seen in this figure, an input/output terminal 403 communicates with a design data processing module 405, and a design data database 407. As will be discussed in more detail below, the input/output terminal 403 is a user interface to view and manipulate those portions of a design associated with manufacturing criteria. Further, the input/output terminal 403 may provide a user interface that allows a user to specify which portions of a design will be modified based upon its associated manufacturing criteria.
  • The design data processing module 405 is a processing tool that can be used to manipulate design data for a microdevice. More particularly, the design data processing module 405 may be a programmable computer executing instructions for manipulating microdevice design data. According to various embodiments of the invention, for example, the design data processing module 405 may be implemented as part of a programmable computer executing the CALIBRE® verification and manufacturability software tools available from Mentor Graphics® Corporation of Wilsonville, Oreg. Accordingly, various embodiments of the invention may be implemented by software instructions stored on a medium for execution by a programmable computer. Similarly, various embodiments of the invention may be implemented by the execution of software instructions with a programmable computer.
  • As will also be discussed in more detail below, the design data processing module 405 identifies design data in a microdevice design that is associated with provided manufacturing criteria or process information. The design data processing module 405 will then provide the identified design data to a user of the input/output terminal 403 for consideration. Based upon input from the user, the design data processing module 405 will also modify the design data using the manufacturing criteria, to improve the manufacturability of the design. The design data database 407 then stores the information employed by the design data processing module 405, including, for example, the design for the microdevice, the manufacturing criteria, and instructions provided by a user through the input/output terminal 403.
  • The design for manufacturability tool 401 may also include a statistical data processing module 409 and a statistical data database 411. As will be apparent from the following discussion, the statistical data processing module 409 organizes the design data associated with manufacturing criteria into statistically relevant information. For example, as will be discussed in more detail below, the statistical data processing module 409 may create a map showing areas of a design that have a high density of structures (such as vias) associated with manufacturing criteria. As will also be discussed in more detail below, if the design is hierarchically organized, the statistical data processing module 409 may provide statistical information relative to different hierarchical levels of the design. Thus, if the design is hierarchically organized into cells, the statistical data processing module 409 may individually or collectively provide statistical information for design data within a selected cell, within a selected group of cells, or for the entire design. The statistical data database 411 then stores the information used by the statistical data database 411 to organize the design data into statistical information.
  • The multiformat design database 413 provides design information to the design data database 407 and the statistical data database 411 in a variety of formats used to design different aspects of microdevices. For example, the multiformat design database 413 may include design information for a microcircuit in the form of a “netlist”, which abstractly describes electrical connections between components of the microcircuit. The multiformat design database 413 may, for example, store and translate design information into and from any desired format, such as GDSII, OASIS, OAC, Genesis, Apollo, GL1, SPICE, Verilog, VHDL, CDL, and Milkyway, among others.
  • The multiformat design database 413 also may include design information for a microcircuit in the form of a “fracture format”, which geometrically describes the layout of a layer of a microdevice after it has been prepared for use in a mask writing tool. The multiformat design database 413 may, for example, store and translate this type of design information into and from formats that describe polygonal structures used to form components of the microdevice. The multiformat design database 413 may also store and translate this type of design information into and from formats that describe the features on masks used to form the polygonal structures during a photolithographic process.
  • Operation of the Tool to Modify Vias in a Design
  • FIGS. 5A and 5B illustrate a flowchart showing one method of operation for a design for manufacturability tool according to various embodiments of the invention, such as the design for manufacturability tool 401 shown in FIG. 4. This method will be described with particular application to the modification of vias in a microcircuit design to improve yield, but it should be appreciated that this method may be applicable to any type of desired modification to a microdevice design. First, in step 501, manufacturing criteria is received through, for example, the multiformat design database 413 into the design data database 407. The manufacturing criteria may be any information relevant to the manufacturing of the microdevice. Thus, for the creation of redundant vias in a microcircuit, the manufacturing criteria may be the minimum amount of external space surrounding a via that is needed to safely create a redundant via without interfering with another component (e.g., a wiring line, a transistor gate, etc.) of the microcircuit. The manufacturing criteria may also include the minimum offset of the redundant via from the original via, and the minimum amount of required external space surrounding a conductive layer that will be connected by a redundant via.
  • With various embodiments of the invention, the manufacturing criteria will be provided by a foundry that will manufacture the microdevice. The fab will typically have more expertise on the capabilities and limitations of the equipment that they will employ to manufacture the microdevice, The fab thus will be able to provide useful guidance to the microdevice designer on how the design can be improved for manufacturability (such as the minimum available spacing from other components required to safely add a redundant via). In the past, this useful information was available to the designer, typically in the form of written reports and summaries, but no software tool existed which allowed linking the databases containing the manufacturing criteria with the editors for modifying a design. In other words, the designer had no practical way to use the information to analyze or modify a design. According to various embodiments of the invention, however, the manufacturing experience and knowledge of the fab can be directly incorporated into a microdevice design during its creation. With still other embodiments of the invention, the manufacturing criteria may be alternately or additionally provided by the designer of the microdevice. Thus, the designer may, for example, specify the minimum available spacing from other components required to safely add a redundant via.
  • Once the manufacturing criteria are received, the design data processing module 405 identifies design data associated with the manufacturing criteria in step 503. Thus, with the illustrated example, the design data processing module 405 identifies all pairs of conductive layers or “interconnects” in the existing design that are connected by a single via. The design data processing module 405 will then examine the area surrounding each via structure (with each via structure including both the via and the interconnects connected by the via) to determine if the via structure can support a redundant via. More particularly, for each via structure in the design, the design data processing module 405 will examine the area of the first interconnect offset from one side of the via by the offset values specified in the manufacturing criteria. The design data processing module 405 will then determine if this area of the first interconnect will allow a via to be formed that satisfies the external minimum spacing set forth in the manufacturing criteria. Similarly, the design data processing module 405 will determine if the corresponding areas of the via layer (i.e., the layer through which the via will be formed) and the second interconnect will both allow a via to be formed that satisfies the external minimum spacing value or values set forth in the manufacturing criteria.
  • FIG. 6 illustrates a region 601 of a first interconnect in a via structure that includes the via 603. In order to determine if this region of the first interconnect will support a redundant via, the design data processing module 405 thus may examine the area 605A to one side of the via 603 defined by the offset values specified in the manufacturing criteria area 605A, to determine if a via can be formed in this area 603A that will comply with the external minimum spacing value or values set forth in the manufacturing criteria. The design data processing module 405 will also determine if the corresponding area of the via layer and the corresponding area of the second interconnect will both allow a via to be formed that satisfies the external minimum spacing value or values set forth in the manufacturing criteria.
  • If the analysis of this area determines that the via structure will not meet the minimum spacing requirements of the manufacturing criteria, then this analysis is repeated for each side of the via structure, until the design data processing module 405 identifies an area to one side of the via that will comply with the minimum spacing requirements set forth in the manufacturing criteria, or until it determines that no side of the original via will support a redundant via. Thus, the design data processing module 405 may examine the areas 605B-605D in series to determine if a via can be formed in any of these areas. It should be note that, while the areas 605A-605D are shown as horizontally and vertically aligned in FIG. 6, it should be appreciated that various embodiments of the invention may determine if any desired areas, such as, for example, the location between areas 605A and 605B, will support a redundant via.
  • If the statistical data processing module 409 can identify an area adjacent to the original via structure that will support a redundant via complying with the minimum spacing requirements set forth in the manufacturing criteria for each layer of the via structure, then the design data processing module 405 will create modified design data for manufacturing the redundant via using the minimum spacing requirements set forth in the manufacturing criteria. That is, in step 505, the design data processing module 405 will create modified design data corresponding to the identified design data based upon the manufacturing criteria. This modified design data may include, for example, data specifying the location and geometry of the redundant, the location and geometry of an extension of the conductive layer 103 or 105 needed to reach the redundant via, or any other data necessary to form the redundant via according to a desired manufacturing process.
  • Next, the statistical data processing module 409 obtains the modified design data and the original design data. In step 507, the statistical data processing module 409 provides the input/output terminal 403 with feedback to the user of the tool 401 regarding the modified design data. Thus, with the illustrated embodiment, the statistical data processing module 409 provides feedback to the user that, e.g., identifies the via structures that can be modified to include redundant vias. The input/output terminal 403 may be any type of device capable of providing a user with a user interface for interacting with the design for manufacture tool 401. For example, the input/output terminal 403 may be a programmable computer connected to the design data processing module 405 and the statistical data processing module 409 through a private network or a public network, such as the Internet. Alternately, the input/output terminal 403 may include one or more input devices, such as a display, and one more output devices, such as a keyboard, mouse or other pointing device, directly connected to the design data processing module 405 or the statistical data processing module 409.
  • It should be appreciated that a variety of different types of feedback can be provided to the user regarding the modified design data. For example, the statistical data processing module 409 may create a “temperature” map, showing the regions of the microdevice for which the modified data occurs most frequently. Thus, the map might show regions where 0-10% of the original via structures can be modified to include a redundant via with one color. The map might then show regions where 11-20% of the original via structures can be modified to include a redundant via with another color, and so forth. Alternately, the statistical data processing module 409 may create a map showing each location for which modified design data has been created.
  • If the design is organized into a hierarchical arrangement, then the statistical data processing module 409 may create feedback for one or more specific levels of the hierarchy. For example, the original design may be organized into “cells” corresponding to different portions of the design. One cell of design data might then correspond to a discrete component, such as a memory circuit, that occurs several hundred times on the microdevice, while a “higher” cell might then represent a register incorporating several of the memory circuits. Rather than providing feedback corresponding to the entire design, the statistical data processing module 409 may thus instead provide feedback based upon the cell of design data representing the memory circuit. For example, the statistical data processing module 409 may create a temperature map of just the memory circuit showing the regions of the microdevice for which the modified data occurs most frequently. Alternately or additionally, the statistical data processing module 409 may create a map of the register showing each location in the memory circuit for which modified design data has been created, or a map of the entire microcircuit showing each location in the memory circuit for which modified design data has been created.
  • Alternately or additionally, the statistical data processing module 409 may instead provide feedback based upon geographical regions of the microcircuit represented by the design data. For example, the statistical data processing module 409 may partition the area of the microdevice into different regions. Those regions with a high number or percentage of design modifications may be shown in one color, while those regions with a lower number or percentage of design modifications may be shown in another color. This feature allows a designer to focus attention on those portions of a design for which the design modifications will be the most significant.
  • It should also be noted that any type of desired feedback may be provided by the statistical data processing module 409. The design data database 407 may, for example, create histograms rather than maps for the entire microdevice or particular regions, components, or cells of the microdevice. Still further, the design data processing module 405 may provide pie charts, lists, or any other type of information desirable or useful to inform the user of the available modifications to the design data that was determined by the design data processing module 405. Still further, various embodiments of the invention may allow a user to select how the feedback information will be displayed. For example, some embodiments of the invention may allow the user to select different ranges or values used to display the feedback information. Thus, with the above example, some embodiments of the invention may allow a user to create a map showing regions where 0-15% or 0-20% of the original via structures can be modified to include a redundant via with a single color, rather than displaying regions where 0-10% of the original via structures can be modified with one color and displaying regions where 11-20% of the original via structures can be modified with a different color. Alternately or additionally, various embodiments of the invention may allow a user to specify customized regions, component groups or cell groups for which feedback information will be displayed.
  • With various embodiments of the invention, the statistical data processing module 409 or the design data processing module 405 may additionally provide the user with guidance information useful in determining whether modified design data will be incorporated into the design. For example, the feedback information may include expected yield data describing the increase in yield that may be expected for the modified design data. Alternately or additionally, the feedback may include cost data describing the increase (or decrease) in manufacturing costs that will result from incorporating the modified design data into the microdevice design. Still further, the feedback may include performance information describing any increase or decrease in the performance of the microdevice that will result from incorporating the modified design data. An example of this would be timing data, showing the impact on the time it will take for certain logical operations to complete using the modified design data.
  • It should be noted that the feedback may also include any combination of guidance information. For example, the feedback to the user may include cost benefit analysis information describing both the cost change and the resulting yield changes obtained from implementing the modified design data. Also, the feedback may encompass all of the modified design data, be specific to particular categories of modified design data, or both. Thus, if the modified design data relates to both redundant vias and, e.g., widened connection lines, then the feedback information may describe the increase in yield for incorporating the modified design data relating to the redundant vias, the increase in yield for incorporating the modified design data relating to the widened connection lines, the increase in yield for incorporating both sets of modified design data, or any combination of the three categories of yield information.
  • In step 509, the user selects which portions of the modified design data will be incorporated into the design. It should be appreciated that the user may choose to incorporate all of the modified design data, or only a portion of the modified design data. For example, a user may employ the tool 401 to identify both via structures that can be modified to include redundant vias and connection lines that can be widened. Upon considering the modified design data, the user may decide that the potential design changes to the connection lines are impractical, unfeasible, or unnecessary. In this situation, the user can then select to incorporate only the modified design data relating to redundant vias into the circuit design, and discard the modified design data relating to widened connection lines.
  • Various embodiments of the invention may alternately or additionally allow a user to incorporate modified design data based upon particular hierarchical levels of the design. For example, a user may choose to incorporate modified design data for one or more cells in the design hierarchy, and discard the modified design data for other cells at the same hierarchical level. Similarly, various embodiments of the invention may alternately or additionally allow a user to incorporate modified design data based upon particular components of the microdevice. For example, a user may choose to incorporate modified design data for a type of memory circuit used in the microdevice, but discard the modified design data for a more sensitive radio frequency modulation component.
  • Once the user has selected the modified design data to be incorporated into the design, in step 511, the design data processing module 405 revises the microdevice design to include the modified design data selected by the user. In this manner, the design improvements based upon the manufacturing criteria can be incorporated directly into the design. Further, the design improvements can be incorporated into the design before the design is provided to the foundry.
  • It should be noted that, with various embodiments of the invention, one or more of the steps described above may be reordered or omitted entirely. For example, with some embodiments of the invention, modifications to design data may automatically be incorporated into a design without requiring a user's approval. With still other embodiments of the invention, the user may only receive feedback regarding modified design data, without being able to directly incorporate the modified design data into the original design. The user may, for example, use an alternate tool to incorporate the modified design data. Still further, with various embodiments of the invention, the designer may be required to select which modified design data will not be incorporated into the design, with the unselected modified design data then being automatically incorporated into the design.
  • Still further, it should be appreciated that multiple types of manufacturing criteria can be simultaneously employed to create modified design data. In above-described examples relating to creating redundant vias, the manufacturing criteria may determine a minimum distance between a redundant via and a connection line. Based upon this minimum distance, the design data processing module 405 will determine whether an area can support a redundant via without being positioned too close to a connection line. With still other embodiments of the invention, however, the manufacturing criteria may include parameters for moving or narrowing a connection line. Accordingly, the design data processing module 405 may employ these parameters to additionally determine whether an area can be made to support a redundant via by moving or narrowing a connection line. Modified design data created using such manufacturing criteria may thus include both data for creating a redundant via and data for moving or narrowing a connection line. The feedback provided for the modified design data may then separately identify redundant vias that can be created without modifying a designed connection line and redundant vias that can be created by moving or narrowing a connection line.
  • Rule-Based and Model-Based Use of Manufacturing Criteria
  • Various embodiments of the invention may employ manufacturing criteria on a rule basis, on a model basis, or a combination of the two. With a rule-based embodiment, the design for manufacture tool 601 will follow specific rules to create modified design data. For example, the above-described method relating to the creation of redundant vias may be implemented a rule-based application of manufacturing criteria. More particularly, the design data process module 405 may follow a series of rules specifying, e.g., that it check every single-transition via (or every selected single-transition via) to determine if the via will support a redundant via, provide one type of output if the via will support a redundant via complying with the manufacturing criteria, and provide another type of output if the via will not support a redundant via complying with the manufacturing criteria.
  • With a model-based application of manufacturing criteria, the design for manufacture tool 601 will employ a model, such as a process fabrication model, to determine how the design data will be modified. For example, a particle-size versus yield model may be employed to create modified design data that accounts for a number of different variables.
  • Referring now to FIG. 7, this figure illustrates four parallel connection lines 701-707. The connection line 701 is spaced at a distance d1 from the connection line 703. Similarly, the connection line 705 is spaced at a distance d1 from the connection line 707. Connection lines 703 and 705 are then separated by a distance d2 that is greater than the distance d1. As will be appreciated by those of ordinary skill in the art, particles in the atmosphere during the manufacturing process can damage or even destroy the functionality of adjacent connection lines. For example, a particle contacting two adjacent connection lines may short the lines, causing them to work improperly. For this reason, manufacturers strictly control the number and size of particles in their microcircuit fabrication rooms.
  • The likelihood of this type of shorting fault occurring in a pair of adjacent connection lines depends upon the number of particles, the size of the particles, and the distance between the adjacent connection lines. As shown in FIG. 7, particles 709 have a smaller width than the distance d1, and thus cannot create a short between any of the connection lines 701-707. Larger particles 711, however, are wider than distance d1. Accordingly, if a particle 711 falls within an area 713 between connection lines 701 and 703 or between 705 and 707, then the particle 711 will short the adjacent connection lines. On the other hand, because the width of a particle 711 is smaller than distance d2, a particle 711 will not create a short between connection lines 703 and 705.
  • In the illustrated example, the frequency of shorting faults may be reduced by reducing the number of particles wider than distance d1, increasing the value of distance d1, or both. Increasing the value of distance d1 by moving connection lines 703 and 705 closer together, however, will make these connection lines more susceptible to shorting (i.e., would increase the number of particles larger than distance d2). As will be appreciated by those of ordinary skill in the art, both reducing the number of particles wider than distance d1 and widening the value of the distance d1 between connections lines would provide yield benefits but would also incur manufacturing and/or performance costs.
  • Accordingly, various embodiments of the invention may employ models relating yield benefits, manufacturing costs, performance costs or a combination of the three to particle size and distribution values, connection line width and distribution values, or both. For example, the invention may employ a model that identifies how the yield of a circuit design is affected by different particle size and distribution values. The particle size and distribution values may be graphically represented by, e.g., a bell-type curve showing the number of particles per cubic foot of space that are smaller than one micron, the number of particles per cubic foot of space that are between one and five microns in size, the number of particles per cubic foot of space that are between five and ten microns in size, etc. This model may further identify how the manufacturing yield of the design changes if the connection width and distribution values are changed (e.g., if the distance between more connection lines are widened).
  • Using this type of modeling, various embodiments of the invention may create modified design data that, for example, widens the distance between various connection lines. Further, various embodiments of the invention may provide feedback to a designer that allows the designer to compare the yield benefits and/or incurred costs of widening the distance between various connection lines with the yield benefits and/or incurred costs of reducing the distribution of particles above a selected size during manufacturing.
  • Types of Design Data that may be Improved
  • While the addition of redundant vias has been used as a specific example above, various embodiments of the invention may be used to modify any type of design data for improved manufacturability. For example, in addition to adding redundant vias, various examples of the invention may be used to widen connection lines, add metal fill to planarize the surface of a microdevice, reduce the density of connections in a region of a microcircuit, or any other improvement to a component of a microdevice.
  • Moreover, various examples of the invention may be employed to improve geometric design data used to construct the geometric features of a microdevice. For example, different implementations of the invention may be employed to improve the shape of masks used in a photolithographic processes to create a microdevice. Thus, mask design data may be modified to extend the end caps of polygonal structures of the microdevice when room is available, to ensure that the resulting polygon structures are manufactured with sufficient surface area. Further, the arrangement of the polygonal structures can be modified to reduce the number of steps in the photolithographic process (or “shot count”).
  • In addition, process variations encountered with chemical-mechanical polishing (CMP) can also be evaluated and corrected by various implementations of the invention. These corrections can take the form of adding polygons to empty regions, so that additional metal fills the spaces represented by the polygons, correcting the distortions in the polishing process.
  • CONCLUSION
  • While the invention has been described with respect to specific examples including presently preferred modes of carrying out the invention, those skilled in the art will appreciate that there are numerous variations and permutations of the above described systems and techniques that fall within the spirit and scope of the invention as set forth in the appended claims.

Claims (81)

1. A method of designing a microdevice, comprising:
receiving a design for a microdevice into a design database;
receiving manufacturing criteria;
analyzing the design in the design database to identify design data associated with the manufacturing criteria;
selecting at least a portion of the identified design data to be displayed;
displaying the selected portion of the identified design data;
receiving a selection of at least a portion of the displayed design data to modify; and
modifying the selected portion of the displayed design data based upon the manufacturing criteria.
2. The method recited in claim 1, further comprising selecting the portion of the design data to be displayed based upon statistical information.
3. The method recited in claim 2, wherein the statistical information relates to the frequency of occurrence of the portion of the design data.
4. The method recited in claim 3, wherein the frequency of occurrence is the frequency of occurrence of the portion of the design data in the design.
5. The method recited in claim 3, wherein the frequency of occurrence is the frequency of occurrence of the portion of the design data in a specified structure.
6. The method recited in claim 2, wherein the statistical information relates to the frequency of failure of the portion of the design data.
7. The method recited in claim 1, further comprising selecting the portion of the identified design data to be displayed based upon a hierarchy of the design to the microdevice.
8. The method recited in claim 7, wherein
the design is hierarchically organized into cells; and
the portion of the identified design data selected to be displayed corresponds to a cell.
9. The method recited in claim 1, further comprising selecting the portion of the identified design data to be displayed based upon a structure represented by the portion of the identified design data.
10. The method recited in claim 9, wherein the structure is selected by a user of the design.
11. The method recited in claim 10, wherein the structure is selected based upon a frequency of occurrence of the structure in the design.
12. The method recited in claim 1, further comprising selecting the portion of the identified design data to be displayed based upon a position on the microdevice of a structure represented by the portion of the identified design data.
13. The method recited in claim 1, further comprising:
receiving cost/benefit analysis information corresponding to the manufacturing criteria; and
selecting the portion of the identified design data to be displayed based upon the received cost/benefit analysis information.
14. The method recited in claim 13, further comprising displaying at least a portion of the received cost/benefit analysis information.
15. The method recited in claim 1, further comprising:
receiving performance analysis information corresponding to the manufacturing criteria; and
selecting the portion of the identified design data to be displayed based upon the received performance analysis information.
16. The method recited in claim 15, further comprising displaying at least a portion of the received performance analysis information.
17. The method recited in 15, wherein the performance analysis information relates to a yield improvement obtained from modifying the portion of the identified design data to be displayed based upon the manufacturing criteria.
18. The method recited in 15, wherein the performance analysis information relates to a timing improvement in the microdevice obtained from modifying the portion of the identified design data to be displayed based upon the manufacturing criteria.
19. The method recited in 15, wherein the performance analysis information relates to a size improvement obtained from modifying the portion of the identified design data to be displayed based upon the manufacturing criteria.
20. The method recited in claim 1, wherein the selected portion of the displayed design data to be modified is selected by a user of the design.
21. The method recited in claim 22, wherein the selected portion of the displayed design data to be modified is automatically selected.
22. The method recited in claim 1, wherein the design data represents functional relationships between components of the microdevice.
23. The method recited in claim 22, wherein the design data include a netlist describing electrical connections between components of the microdevice.
24. The method recited in claim 1, wherein the design data represents physical relationships between components of the microdevice.
25. The method recited in claim 24, wherein the design data includes fracture formats for photolithographically creating polygonal structures to form the microdevice.
26. The method recited in claim 25, where the design data includes a layout of polygonal structures to form the microdevice.
27. The method recited in claim 1, wherein
the manufacturing criteria includes testing parameters for testing the microdevice.
28. A method of designing a microdevice, comprising:
receiving a design for a microdevice into a design database;
receiving manufacturing criteria;
analyzing the design in the design database to determine available modifications that may be made to at least a portion of the design data based upon the manufacturing criteria; and
providing feedback regarding the available modifications.
29. The method recited in claim 28, wherein the feedback includes a description of at least a portion of the available modifications.
30. The method recited in claim 28, wherein the feedback describes available modifications that are common to the entire microdevice.
31. The method recited in claim 28, wherein the feedback describes available modifications that correspond to at least one defined characteristic.
32. The method recited in claim 31, wherein the at least one defined characteristic relates to timing operations of the microdevice.
33. The method recite in claim 31, wherein the at least one defined characteristic relates to a manufacturing yield for manufacture of the microdevice.
34. The method recite in claim 31, wherein the at least one defined characteristic relates to performance of the microdevice.
35. The method recite in claim 31, wherein the at least one defined characteristic relates to costs for manufacture of the microdevice.
36. The method recite in claim 31, wherein the at least one defined characteristic relates to reliability of the microdevice.
37. The method recited in 28, further comprising providing the feedback based upon statistical information.
38. The method recited in 28, further comprising providing the feedback based upon a hierarchical organization of the design.
39. The method recited in claim 38, wherein
the design is hierarchical organized into cells; and
the provided feedback corresponds to a selected cell.
40. The method recited in 28, further comprising providing the feedback based upon a selected structure on the microdevice.
41. The method recited in 28, further comprising providing the feedback based upon a selected region of the microdevice.
42. A method of designing a microdevice, comprising:
receiving a design for a microdevice into a design database;
receiving manufacturing criteria;
analyzing the design in the design database to identify design data associated with the manufacturing criteria;
defining relationship data describing a relationship between the identified design data and the design; and
providing the relationship data to a user of the design.
43. The method recited in claim 42, wherein
the identified design data relates to one or more structures; and
the relationship data describes a location of each of the one or more structures on the microdevice.
44. The method recited in claim 42, wherein
the identified design data relates to one or more structures; and
the relationship data describes a density of the one or more structures on the microdevice.
45. The method recited in claim 42, wherein
the relationship data describes a statistical relationship between the identified design data and the design.
46. The method recited in claim 42, wherein
the identified design data relates to one or more structures; and
the relationship data defines a ratio of each of the one or more structures to one or more other structures on the microdevice.
47. The method recited in claim 45, wherein
the identified design data relates to one or more structures; and
the relationship data defines a ratio of each of the one or more structures to all of the structures on the microdevice.
48. A method of designing a microdevice, comprising:
receiving a design for a microdevice into a design database;
receiving manufacturing criteria including parameters for physical characteristics of a structure;
analyzing the design in the design database to identify design data associated with the manufacturing criteria, the identified design data including data specifying physical characteristics of a structure; and
modifying at least a portion of the identified design data based upon the manufacturing criteria
49. The method recited in claim 48, wherein
the design data includes parameters for a photolithographic layout; and
the manufacturing criteria includes parameters for modifying a photolithographic layout.
50. A method of designing a microdevice, comprising:
receiving a design for a microdevice into a design database;
receiving a plurality of manufacturing criteria;
providing the plurality of manufacturing criteria to a user of the design;
receiving a selection of at least one of the plurality of manufacturing criteria from the user; and
identifying design data in the design associated with the selected at least one of the plurality of manufacturing criteria; and
modifying at least a portion of the identified design data based upon the selected manufacturing criteria.
51. The method recited in claim 50, further comprising:
categorizing the identified design data into two or more categories based upon the manufacturing criteria;
providing the categories to a user of the design;
receiving input from the user designating one or more of the categories; and
modifying the identified design data in the designated one or more of the categories based upon the manufacturing criteria.
52. The method recited in claim 51, wherein the manufacturing criteria is designated by a foundry to manufacture the microdevice.
53. The method recited in claim 51, wherein the manufacturing criteria is designated by a user of the design.
54. The method recited in claim 51, further comprising employing one or more rules to identify design data in the design associated with the manufacturing criteria.
55. The method recited in claim 51, further comprising employing a model to identify design data in the design associated with the manufacturing criteria.
56. The method recited in claim 55, wherein the model determines a division of the design data for association with the manufacturing criteria.
57. The method recited in claim 55, wherein the model employs a multi-format database for associating the design data with the manufacturing criteria.
58. A tool for designing a microdevice, comprising:
a design data database that receives a design for a microdevice and manufacturing criteria; and
a design data processing module that identifies design data in the design associated with the manufacturing criteria.
59. The tool recited in claim 58, further comprising a user interface that displays at least a portion of the identified design data.
60. The tool recited in claim 59, wherein the user interface can receive instructions to modify the displayed design data based upon the manufacturing criteria.
61. The tool recited in claim 59, further comprising:
a statistical data database including statistical information, and
wherein the user interface allows a user to select the portion of the design data to be displayed based upon the statistical information.
62. The tool recited in claim 61, wherein the statistical information relates to the frequency of occurrence of the portion of the design data.
63. The tool recited in claim 62, wherein the frequency of occurrence is the frequency of occurrence of the portion of the design data in the design.
64. The tool recited in claim 62, wherein the frequency of occurrence is the frequency of occurrence of the portion of the design data in a specified structure.
65. The tool recited in claim 61, wherein the statistical information relates to the frequency of failure of the portion of the design data.
66. The tool recited in claim 59, wherein the user interface allows a user to select the portion of the design data to be displayed based upon a hierarchy of the design to the microdevice.
67. The tool recited in claim 66, wherein
the design is hierarchically organized into cells; and
the portion of the design data corresponds to a cell.
68. The tool recited in claim 59, wherein the user interface allows a user to select the portion of the design data to be displayed based upon a structure represented by the portion of the design data.
69. The tool recited in claim 68, wherein the user interface allows a user to select the structure represented by the portion of the design data.
70. The tool recited in claim 68, wherein the structure is selected based upon a frequency of occurrence of the structure in the design.
71. The tool recited in claim 59, wherein the user interface allows a user to select the portion of the design data to be displayed based upon a position on the microdevice of a structure represented by the portion of the design data.
72. A computer-readable medium having computer-executable instructions for performing steps comprising:
receiving a design for a microdevice into a design database;
receiving manufacturing criteria;
analyzing the design in the design database to identify design data associated with the manufacturing criteria;
selecting at least a portion of the identified design data to be displayed;
displaying the selected portion of the identified design data;
receiving a selection of at least a portion of the displayed design data to modify; and
modifying the selected portion of the displayed design data based upon the manufacturing criteria.
73. The computer-readable medium recited in claim 1, further comprising computer-executable instructions for selecting the portion of the design data to be displayed based upon statistical information.
74. The computer-readable medium recited in claim 73, wherein the statistical information relates to the frequency of occurrence of the portion of the design data.
75. The computer-readable medium recited in claim 74, further comprising computer-executable instructions wherein the frequency of occurrence is the frequency of occurrence of the portion of the design data in the design.
76. The computer-readable medium recited in claim 74, wherein the frequency of occurrence is the frequency of occurrence of the portion of the design data in a specified structure.
77. The computer-readable medium recited in claim 73, wherein the statistical information relates to the frequency of failure of the portion of the design data.
78. The computer-readable medium recited in claim 72, further comprising computer-executable instructions for selecting the portion of the identified design data to be displayed based upon a hierarchy of the design to the microdevice.
79. The computer-readable medium recited in claim 78, wherein
the design is hierarchically organized into cells; and
the portion of the identified design data selected to be displayed corresponds to a cell.
80. The computer-readable medium recited in claim 72, further comprising computer-executable instructions further comprising selecting the portion of the identified design data to be displayed based upon a structure represented by the portion of the identified design data.
81. The computer-readable medium recited in claim 80, wherein the structure is selected by a user of the design.
US10/951,710 2003-07-18 2004-09-29 Design for manufacturability Abandoned US20050234684A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/951,710 US20050234684A1 (en) 2004-04-19 2004-09-29 Design for manufacturability
US12/334,369 US8555212B2 (en) 2003-07-18 2008-12-12 Manufacturability
US13/747,431 US20140040850A1 (en) 2003-07-18 2013-01-22 Manufacturability

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/827,990 US20050015740A1 (en) 2003-07-18 2004-04-19 Design for manufacturability
PCT/US2004/022831 WO2005010690A2 (en) 2003-07-18 2004-07-16 Design for manufacturability
US10/951,710 US20050234684A1 (en) 2004-04-19 2004-09-29 Design for manufacturability

Related Parent Applications (3)

Application Number Title Priority Date Filing Date
US10/827,990 Continuation US20050015740A1 (en) 2003-07-18 2004-04-19 Design for manufacturability
US10/827,990 Continuation-In-Part US20050015740A1 (en) 2003-07-18 2004-04-19 Design for manufacturability
PCT/US2004/022831 Continuation-In-Part WO2005010690A2 (en) 2003-07-18 2004-07-16 Design for manufacturability

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/334,369 Continuation US8555212B2 (en) 2003-07-18 2008-12-12 Manufacturability

Publications (1)

Publication Number Publication Date
US20050234684A1 true US20050234684A1 (en) 2005-10-20

Family

ID=46302969

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/951,710 Abandoned US20050234684A1 (en) 2003-07-18 2004-09-29 Design for manufacturability
US12/334,369 Expired - Fee Related US8555212B2 (en) 2003-07-18 2008-12-12 Manufacturability
US13/747,431 Abandoned US20140040850A1 (en) 2003-07-18 2013-01-22 Manufacturability

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/334,369 Expired - Fee Related US8555212B2 (en) 2003-07-18 2008-12-12 Manufacturability
US13/747,431 Abandoned US20140040850A1 (en) 2003-07-18 2013-01-22 Manufacturability

Country Status (1)

Country Link
US (3) US20050234684A1 (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060225005A1 (en) * 2005-04-04 2006-10-05 International Business Machines Corporation Via redundancy based on subnet timing information, target via distant along path from source and/or target via net/subnet characteristic
US20070174801A1 (en) * 2006-01-25 2007-07-26 Easic Corporation Programmable via modeling
US20070256046A1 (en) * 2006-04-30 2007-11-01 Mentor Graphics Corp. Analysis and optimization of manufacturing yield improvements
US20080134106A1 (en) * 2004-11-30 2008-06-05 Freescale Semiconductor, Inc. Method And System For Improving The Manufacturability Of Integrated Circuits
US20080301611A1 (en) * 2007-02-28 2008-12-04 Word James C Selective Optical Proximity Layout Design Data Correction
US20090037861A1 (en) * 2007-08-01 2009-02-05 Micron Technology, Inc. Systems, methods, and computer-readable media for adjusting layout database hierarchies for more efficient database processing and storage
US20100087941A1 (en) * 2008-10-02 2010-04-08 Shay Assaf Method and system for managing process jobs in a semiconductor fabrication facility
US7793238B1 (en) * 2008-03-24 2010-09-07 Xilinx, Inc. Method and apparatus for improving a circuit layout using a hierarchical layout description
US20100228376A1 (en) * 2009-02-11 2010-09-09 Richard Stafford Use of prediction data in monitoring actual production targets
US8799830B2 (en) 2004-05-07 2014-08-05 Mentor Graphics Corporation Integrated circuit layout design methodology with process variation bands
US8832609B2 (en) 2006-11-09 2014-09-09 Mentor Graphics Corporation Analysis optimizer
US20170344687A1 (en) * 2016-05-31 2017-11-30 Shanghai Huahong Grace Semiconductor Manufacturing Corporation Dummy Pattern Filling Method
US10161882B1 (en) * 2016-07-28 2018-12-25 Applied Materials Israel Ltd. Method of examining locations in a wafer with adjustable navigation accuracy and system thereof
US10216890B2 (en) 2004-04-21 2019-02-26 Iym Technologies Llc Integrated circuits having in-situ constraints
US11004037B1 (en) * 2019-12-02 2021-05-11 Citrine Informatics, Inc. Product design and materials development integration using a machine learning generated capability map

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7876547B2 (en) * 2007-05-30 2011-01-25 International Business Machines Corporation Vertical parallel plate capacitor structures
US20090102016A1 (en) * 2007-10-22 2009-04-23 International Business Machines Corporation Design structure incorporating vertical parallel plate capacitor structures
US8266556B2 (en) 2010-08-03 2012-09-11 International Business Machines Corporation Fracturing continuous photolithography masks
US9081919B2 (en) * 2013-03-15 2015-07-14 Globalfoundries Singapore Pte. Ltd. Design-for-manufacturing—design-enabled-manufacturing (DFM-DEM) proactive integrated manufacturing flow
US10185799B2 (en) 2014-04-22 2019-01-22 Mentor Graphics Corporation Verification of photonic integrated circuits
US10444734B2 (en) 2014-08-22 2019-10-15 Mentor Graphics Corporation Manufacture of non-rectilinear features
US9940428B2 (en) * 2014-10-07 2018-04-10 Mentor Graphics Corporation Hierarchical fill in a design layout
CN106960082A (en) * 2017-03-03 2017-07-18 机械科学研究总院海西(福建)分院 A kind of Machine Design accessory system and application process
US10908598B1 (en) * 2019-05-30 2021-02-02 Xilinx, Inc. Integrated circuits designed for multiple sets of criteria

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918627A (en) * 1986-08-04 1990-04-17 Fmc Corporation Computer integrated gaging system
US5586052A (en) * 1993-04-27 1996-12-17 Applied Computer Solutions, Inc. Rule based apparatus and method for evaluating an engineering design for correctness and completeness
US5903471A (en) * 1997-03-03 1999-05-11 Motorola, Inc. Method for optimizing element sizes in a semiconductor device
US6249904B1 (en) * 1999-04-30 2001-06-19 Nicolas Bailey Cobb Method and apparatus for submicron IC design using edge fragment tagging to correct edge placement distortion
US20020103557A1 (en) * 2000-10-04 2002-08-01 Habersham Metal Products Company Design tool systems and methods, and user interface
US20020188622A1 (en) * 2001-05-15 2002-12-12 Wallen Todd Alan Method and system for capturing, managing, and disseminating manufacturing knowledge
US6584609B1 (en) * 2000-02-28 2003-06-24 Numerical Technologies, Inc. Method and apparatus for mixed-mode optical proximity correction
US20040199891A1 (en) * 2003-02-19 2004-10-07 Bentley Stanley Loren Apparatus, system, method, and program for facilitating the design of bare circuit boards
US6832360B2 (en) * 2002-09-30 2004-12-14 Sun Microsystems, Inc. Pure fill via area extraction in a multi-wide object class design layout

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5475695A (en) * 1993-03-19 1995-12-12 Semiconductor Diagnosis & Test Corporation Automatic failure analysis system
US5539652A (en) * 1995-02-07 1996-07-23 Hewlett-Packard Company Method for manufacturing test simulation in electronic circuit design
US6292582B1 (en) * 1996-05-31 2001-09-18 Lin Youling Method and system for identifying defects in a semiconductor
US6757645B2 (en) * 1997-09-17 2004-06-29 Numerical Technologies, Inc. Visual inspection and verification system
US6578188B1 (en) * 1997-09-17 2003-06-10 Numerical Technologies, Inc. Method and apparatus for a network-based mask defect printability analysis system
US7093229B2 (en) * 1997-09-17 2006-08-15 Synopsys, Inc. System and method for providing defect printability analysis of photolithographic masks with job-based automation
US6466314B1 (en) * 1998-09-17 2002-10-15 Applied Materials, Inc. Reticle design inspection system
US6393602B1 (en) * 1998-10-21 2002-05-21 Texas Instruments Incorporated Method of a comprehensive sequential analysis of the yield losses of semiconductor wafers
US6324481B1 (en) * 1998-10-21 2001-11-27 Texas Instruments Incorporated Method for the calculation of wafer probe yield limits from in-line defect monitor data
US6999611B1 (en) * 1999-02-13 2006-02-14 Kla-Tencor Corporation Reticle defect detection using simulation
US6834117B1 (en) * 1999-11-30 2004-12-21 Texas Instruments Incorporated X-ray defect detection in integrated circuit metallization
WO2001084382A1 (en) * 2000-05-04 2001-11-08 Kla-Tencor, Inc. Methods and systems for lithography process control
EP1330742B1 (en) * 2000-06-13 2015-03-25 Mentor Graphics Corporation Integrated verification and manufacturability tool
US6430737B1 (en) * 2000-07-10 2002-08-06 Mentor Graphics Corp. Convergence technique for model-based optical and process correction
US6710845B2 (en) * 2000-12-29 2004-03-23 Intel Corporation Purging gas from a photolithography enclosure between a mask protective device and a patterned mask
GB2375403B (en) * 2001-05-11 2005-12-21 Mitel Semiconductor Ltd Optical proximity correction
US20030014146A1 (en) * 2001-07-12 2003-01-16 Kabushiki Kaisha Toshiba Dangerous process/pattern detection system and method, danger detection program, and semiconductor device manufacturing method
US20030061587A1 (en) * 2001-09-21 2003-03-27 Numerical Technologies, Inc. Method and apparatus for visualizing optical proximity correction process information and output
US6880135B2 (en) * 2001-11-07 2005-04-12 Synopsys, Inc. Method of incorporating lens aberration information into various process flows
JP3708058B2 (en) * 2002-02-28 2005-10-19 株式会社東芝 Photomask manufacturing method and semiconductor device manufacturing method using the photomask
TWI252516B (en) * 2002-03-12 2006-04-01 Toshiba Corp Determination method of process parameter and method for determining at least one of process parameter and design rule
US7302672B2 (en) * 2002-07-12 2007-11-27 Cadence Design Systems, Inc. Method and system for context-specific mask writing
US7418124B2 (en) * 2002-07-15 2008-08-26 Kla-Tencor Technologies Corp. Qualifying patterns, patterning processes, or patterning apparatus in the fabrication of microlithographic patterns
US6973633B2 (en) * 2002-07-24 2005-12-06 George Lippincott Caching of lithography and etch simulation results
JP4102728B2 (en) * 2002-07-26 2008-06-18 エーエスエムエル マスクツールズ ビー.ブイ. Automatic optical proximity correction (OPC) rule creation
US7043071B2 (en) * 2002-09-13 2006-05-09 Synopsys, Inc. Soft defect printability simulation and analysis for masks
US6968253B2 (en) * 2003-05-07 2005-11-22 Kla-Tencor Technologies Corp. Computer-implemented method and carrier medium configured to generate a set of process parameters for a lithography process
US7346470B2 (en) * 2003-06-10 2008-03-18 International Business Machines Corporation System for identification of defects on circuits or other arrayed products
US9002497B2 (en) * 2003-07-03 2015-04-07 Kla-Tencor Technologies Corp. Methods and systems for inspection of wafers and reticles using designer intent data
US7003758B2 (en) * 2003-10-07 2006-02-21 Brion Technologies, Inc. System and method for lithography simulation
WO2005103819A2 (en) * 2004-04-20 2005-11-03 Litel Instruments Method of emulation of lithographic projection tools

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918627A (en) * 1986-08-04 1990-04-17 Fmc Corporation Computer integrated gaging system
US5586052A (en) * 1993-04-27 1996-12-17 Applied Computer Solutions, Inc. Rule based apparatus and method for evaluating an engineering design for correctness and completeness
US5903471A (en) * 1997-03-03 1999-05-11 Motorola, Inc. Method for optimizing element sizes in a semiconductor device
US6249904B1 (en) * 1999-04-30 2001-06-19 Nicolas Bailey Cobb Method and apparatus for submicron IC design using edge fragment tagging to correct edge placement distortion
US6584609B1 (en) * 2000-02-28 2003-06-24 Numerical Technologies, Inc. Method and apparatus for mixed-mode optical proximity correction
US20020103557A1 (en) * 2000-10-04 2002-08-01 Habersham Metal Products Company Design tool systems and methods, and user interface
US20020188622A1 (en) * 2001-05-15 2002-12-12 Wallen Todd Alan Method and system for capturing, managing, and disseminating manufacturing knowledge
US6832360B2 (en) * 2002-09-30 2004-12-14 Sun Microsystems, Inc. Pure fill via area extraction in a multi-wide object class design layout
US20040199891A1 (en) * 2003-02-19 2004-10-07 Bentley Stanley Loren Apparatus, system, method, and program for facilitating the design of bare circuit boards

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10860773B2 (en) 2004-04-21 2020-12-08 Iym Technologies Llc Integrated circuits having in-situ constraints
US10216890B2 (en) 2004-04-21 2019-02-26 Iym Technologies Llc Integrated circuits having in-situ constraints
US10846454B2 (en) 2004-04-21 2020-11-24 Iym Technologies Llc Integrated circuits having in-situ constraints
US9361424B2 (en) 2004-05-07 2016-06-07 Mentor Graphics Corporation Integrated circuit layout design methodology with process variation bands
US8799830B2 (en) 2004-05-07 2014-08-05 Mentor Graphics Corporation Integrated circuit layout design methodology with process variation bands
US9977856B2 (en) 2004-05-07 2018-05-22 Mentor Graphics Corporation Integrated circuit layout design methodology with process variation bands
US20080134106A1 (en) * 2004-11-30 2008-06-05 Freescale Semiconductor, Inc. Method And System For Improving The Manufacturability Of Integrated Circuits
US7735029B2 (en) * 2004-11-30 2010-06-08 Freescale Semiconductor, Inc. Method and system for improving the manufacturability of integrated circuits
US20060225005A1 (en) * 2005-04-04 2006-10-05 International Business Machines Corporation Via redundancy based on subnet timing information, target via distant along path from source and/or target via net/subnet characteristic
US7290226B2 (en) * 2005-04-04 2007-10-30 International Business Machines Corporation Via redundancy based on subnet timing information, target via distant along path from source and/or target via net/subnet characteristic
US7689960B2 (en) * 2006-01-25 2010-03-30 Easic Corporation Programmable via modeling
US20070174801A1 (en) * 2006-01-25 2007-07-26 Easic Corporation Programmable via modeling
US20070256046A1 (en) * 2006-04-30 2007-11-01 Mentor Graphics Corp. Analysis and optimization of manufacturing yield improvements
US8832609B2 (en) 2006-11-09 2014-09-09 Mentor Graphics Corporation Analysis optimizer
US20080301611A1 (en) * 2007-02-28 2008-12-04 Word James C Selective Optical Proximity Layout Design Data Correction
US7926002B2 (en) * 2007-02-28 2011-04-12 Mentor Graphics Corporation Selective optical proximity layout design data correction
US7647569B2 (en) 2007-08-01 2010-01-12 Micron Technology, Inc. Systems, methods, and computer-readable media for adjusting layout database hierarchies for more efficient database processing and storage
US20090037861A1 (en) * 2007-08-01 2009-02-05 Micron Technology, Inc. Systems, methods, and computer-readable media for adjusting layout database hierarchies for more efficient database processing and storage
US7793238B1 (en) * 2008-03-24 2010-09-07 Xilinx, Inc. Method and apparatus for improving a circuit layout using a hierarchical layout description
US8527080B2 (en) 2008-10-02 2013-09-03 Applied Materials, Inc. Method and system for managing process jobs in a semiconductor fabrication facility
US20100087941A1 (en) * 2008-10-02 2010-04-08 Shay Assaf Method and system for managing process jobs in a semiconductor fabrication facility
US8989887B2 (en) * 2009-02-11 2015-03-24 Applied Materials, Inc. Use of prediction data in monitoring actual production targets
US20100228376A1 (en) * 2009-02-11 2010-09-09 Richard Stafford Use of prediction data in monitoring actual production targets
US20170344687A1 (en) * 2016-05-31 2017-11-30 Shanghai Huahong Grace Semiconductor Manufacturing Corporation Dummy Pattern Filling Method
US10061884B2 (en) * 2016-05-31 2018-08-28 Shanghai Huahong Grace Semiconductor Manufacturing Corporation Dummy pattern filling method
US10161882B1 (en) * 2016-07-28 2018-12-25 Applied Materials Israel Ltd. Method of examining locations in a wafer with adjustable navigation accuracy and system thereof
US10663407B2 (en) 2016-07-28 2020-05-26 Applied Materials Israel Ltd. Method of examining locations in a wafer with adjustable navigation accuracy and system thereof
US11004037B1 (en) * 2019-12-02 2021-05-11 Citrine Informatics, Inc. Product design and materials development integration using a machine learning generated capability map
US20210166194A1 (en) * 2019-12-02 2021-06-03 Citrine Informatics, Inc. Product design and materials development integration using a machine learning generated capability map

Also Published As

Publication number Publication date
US8555212B2 (en) 2013-10-08
US20140040850A1 (en) 2014-02-06
US20090235209A1 (en) 2009-09-17

Similar Documents

Publication Publication Date Title
US8555212B2 (en) Manufacturability
JP5823744B2 (en) Design method and design tool for microminiature device
US8156450B2 (en) Method and system for mask optimization
US20080127020A1 (en) System and method for automatic elimination of voltage drop, also known as IR drop, violations of a mask layout block, maintaining the process design rules correctness
US8146024B2 (en) Method and system for process optimization
US20080147374A1 (en) Modeling and cross correlation of design predicted criticalities for optimization of semiconductor manufacturing
US8136056B2 (en) Method and system for incorporation of patterns and design rule checking
US20070256046A1 (en) Analysis and optimization of manufacturing yield improvements
US8984465B1 (en) Methods, systems, and articles of manufacture for automatically assigning track patterns to regions for physical implementation of an electronic design
US9064084B2 (en) Topography driven OPC and lithography flow
JP2007535715A (en) Method and apparatus for designing an integrated circuit layout
CN111128998A (en) Integrated circuit layout method
US20240028810A1 (en) Automatic generation of layouts for analog integrated circuits
US7831941B2 (en) CA resistance variability prediction methodology
US7793238B1 (en) Method and apparatus for improving a circuit layout using a hierarchical layout description
TW202331580A (en) Method and system of modifying layout for integrated circuit and computer program product
US10083833B1 (en) Integration fill technique
WO2009002301A1 (en) System and method for automatic elimination of voltage drop
US20110119544A1 (en) User Guided Short Correction And Schematic Fix Visualization
Maynard et al. Yield enhancement using recommended ground rules
TWI833036B (en) Method and system of generating circuit layout
US20210050257A1 (en) Semiconductor device and method of manufacturing the same
US20120192134A1 (en) User Guided Short Correction And Schematic Fix Visualization

Legal Events

Date Code Title Description
AS Assignment

Owner name: MENTOR GRAPHICS CORP., OREGON

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAWICKI, JOSEPH D.;GRODD, LAURENCE W.;FERGUSON, JOHN G.;AND OTHERS;REEL/FRAME:015846/0638;SIGNING DATES FROM 20040922 TO 20040924

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE