US20050239265A1 - Method of forming trench isolation regions - Google Patents
Method of forming trench isolation regions Download PDFInfo
- Publication number
- US20050239265A1 US20050239265A1 US11/170,452 US17045205A US2005239265A1 US 20050239265 A1 US20050239265 A1 US 20050239265A1 US 17045205 A US17045205 A US 17045205A US 2005239265 A1 US2005239265 A1 US 2005239265A1
- Authority
- US
- United States
- Prior art keywords
- isolation trench
- trench
- forming
- layer
- liquid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
Definitions
- This invention relates to methods of forming trench isolation regions in semiconductive substrates.
- Trench isolation regions are commonly divided into three categories: shallow trenches (STI) (trenches less than about 1 micron deep); moderate depth trenches (trenches of from about 1 to about 3 microns deep); and deep trenches (trenches greater than about 3 microns deep).
- STI shallow trenches
- a dielectric material is deposited to fill the trenches.
- the widths of the trenches decreased until the process of flowing dielectric material into the trenches developed problems.
- Trench isolation regions can develop undesirable voids in the dielectric material during the process to fill the trenches.
- constrictions develop at the top of trenches due to the narrow opening in the trench.
- the constrictions can develop into voids moving into the trench with the dielectric material. Voids lower the dielectric characteristics of the dielectric material used and introduce structural instabilities in subsequent processes. Accordingly, voids in the dielectric material filling an isolation trench region are highly undesirable.
- a method of forming a trench isolation region includes forming a trench within a substrate.
- a silanol layer is formed to partially fill the trench and then at least some of the silanol is converted to a compound comprising at least one of SiO n and RSiO n , where R comprises an organic group.
- An electrically insulative material is formed over the converted silanol to fill the trench.
- a method of forming a trench isolation region includes forming a trench within a substrate.
- a first layer of at least one of Si(OH) x and (CH 3 ) y Si(OH) 4-y is formed to partially fill the trench.
- At least some of the Si(OH) x if present is converted to SiO 2 and at least some of (CH 3 ) y Si(OH) 4-y if present is converted to (CH 3 ) x SiO 2-x .
- a layer of an electrically insulative material is formed to fill the trench.
- a method of forming a trench isolation region includes forming a trench within a substrate.
- the trench has sidewalls comprising silicon and a base comprising silicon.
- a first electrically insulative layer is formed over the sidewalls and base.
- the first electrically insulative layer is anisotropically etched to expose silicon of the base while leaving silicon of the sidewalls covered.
- a second electrically insulative layer is substantially selectively chemical vapor deposited over the exposed trench base.
- a third electrically insulative layer is formed over the first and second insulative layers to within the trench.
- a method of forming a trench isolation region includes forming a trench having sidewalls within a substrate.
- the sidewalls are thermally oxidized in an oxidizing environment which includes oxygen and hydrogen with a greater molar concentration of hydrogen than oxygen.
- a layer of silanol is formed to within the trench and at least some of the silanol is converted to a compound of at least one of SiO n and RSiO n , where R includes an organic group.
- FIG. 1 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a first embodiment of the invention.
- FIG. 2 is a view of the FIG. 1 substrate fragment at a processing step subsequent to that shown in FIG. 1 .
- FIG. 3 is a view of the FIG. 1 substrate fragment at a processing step subsequent to that shown in of FIG. 2 .
- FIG. 4 is a view of the FIG. 1 substrate fragment at a processing step subsequent to that shown in of FIG. 3 .
- FIG. 5 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a second embodiment of the invention.
- FIG. 6 is. a view of the FIG. 5 substrate fragment at a processing step subsequent to that of FIG. 5 .
- FIG. 7 is a view of the FIG. 5 substrate fragment at a processing step subsequent to that of FIG. 6 .
- FIG. 8 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a third embodiment of the invention.
- FIG. 9 is a view of the FIG. 8 substrate fragment at a processing step subsequent to that of FIG. 8 .
- FIG. 10 is a view of the FIG. 8 substrate fragment at a processing step subsequent to that of FIG. 9 .
- FIG. 11 is a view of the FIG. 8 substrate fragment at a processing step subsequent to that of FIG. 10 .
- FIG. 12 is a view of the FIG. 8 substrate fragment at a processing step subsequent to that of FIG. 11 .
- FIG. 13 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a fourth embodiment of the invention.
- FIG. 14 is a view of the FIG. 13 substrate fragment at a processing step subsequent to that of FIG. 13 .
- FIG. 15 is a view of the FIG. 13 substrate fragment at a processing step subsequent to that of FIG. 14 .
- a method of forming a trench isolation region is illustrated.
- a semiconductor substrate fragment in process is indicated generally with reference numeral 10 .
- the semiconductor substrate fragment 10 comprises the following layers shown in elevationally ascending order: a semiconductor substrate 12 , preferably a bulk monocrystalline silicon substrate; an oxide layer 20 ; and a silicon nitrite layer 22 .
- a series of trenches 14 are formed, preferably by an etching process, through layers 20 and 22 and within semiconductor substrate 12 .
- Trench isolation regions 14 have sidewalls 16 and base walls 18 .
- a first layer 26 is formed, and initially comprises a silanol which partially fills trenches 14 .
- An exemplary method of forming the first layer 26 is as follows. SiH 4 and H 2 O 2 are separately introduced into a chemical vapor deposition (CVD) chamber, such as a parallel plate reaction chamber (not shown). The reaction rate between SiH 4 and H 2 O 2 can be moderated by the introduction of nitrogen into the reaction chamber.
- Semiconductive substrate 12 within the chamber is preferably maintained at a suitably low temperature, such as 0° C., at an exemplary pressure of 1 Torr to achieve formation of a silanol-type material of the formula Si(OH) x , which is predominately Si(OH) 4 .
- the Si(OH) 4 condenses onto the semiconductor substrate 12 surface to form layer 26 .
- first layer 26 is formed to comprise (CH 3 ) y Si(OH) 4-y at least initially to partially fill the trench.
- the formation of (CH 3 ) y Si(OH) 4-y can be accomplished similarly to that described above for forming silanol, with the exception that (CH 3 ) z SiH 4-z , wherein z is at least 1 and no greater than 4, is combined with the hydrogen peroxide (H 2 O 2 ).
- CH 3 SiH 3 can be combined with H 2 O 2 to produce CH 3 Si(OH) 3 .
- the initially deposited first layer 26 (Si(OH) x or (CH 3 ) y Si(OH) 4-y ) is preferably in the form of a viscous liquid which preferably flows very conformably, ideally depositing over trench base 18 faster and thicker than over sidewalls 16 .
- a preferred thickness for first layer 26 is at least 25% of the trench depth, and more preferably at least 35%, while preferably adding only 200 angstroms or less to sidewalls 16 .
- first layer 26 After forming first layer 26 over semiconductor substrate 12 , at least some of it is converted to a compound comprising at least one of SiO n and RSiO n , where R comprises an organic group.
- An exemplary process for doing so is to treat first layer 26 with energy to drive water therefrom and convert to a silicon oxide comprising structure.
- a specific exemplary method of converting first layer 26 comprises exposing the first layer 26 to ultraviolet light, with other examples of energy being electron beam energy or plasma, and RF energy.
- a two-step process is employed. First, polymerization of the liquid film is promoted by increasing the temperature to above 100° C., while maintaining the pressure of about 1 Torr, to result in solidification and formation of a polymer layer. Thereafter, the temperature is raised to above 300° C., preferably above 400° C., while maintaining a pressure of about 1 Torr, preferably at least 10 atmospheres.
- a second layer 30 is formed comprising an electrically insulative material, preferably silicon dioxide, over converted silanol layer 26 to within the trenches 14 .
- second layer 30 is formed to fill remaining volume of trenches 14 .
- An exemplary process for forming second layer 30 comprises chemical vapor deposition, preferably plasma-enhanced chemical vapor deposition.
- conventional high density plasma deposited SiO 2 can be formed.
- high density refers to a plasma having at least 10 10 ions/cm 3 plasma density.
- An optional gettering process may be performed at this stage of the process.
- planarization can be conducted (i.e., chemical-mechanical polishing) to remove layers 30 , 22 and 20 from over the substrate outside of trenches 14 .
- FIGS. 5-7 another embodiment in accordance with the invention is described. Like numerals from the first described embodiment are employed where appropriate, with differences being indicated with a suffix (a) or with different numerals.
- first layer 40 is chemical vapor deposited to within trenches 14 to partially fill the trenches.
- first layer 40 comprises silicon dioxide (SiO 2 ) and fills at least 25% of the trench 14 depth.
- First layer 40 is preferably deposited by plasma-enchanced chemical vapor deposition, preferably by high density plasma or subatmospheric chemical vapor deposition.
- a second layer 44 comprising a silanol is formed over first layer 40 to within trenches 14 .
- the method to form second layer 44 is by the same method previously discussed and disclosed for forming first layer 26 of the FIGS. 1-4 embodiment. Consequently, as with the previous method, second layer 44 preferably fills trenches 14 , preferably is maintained at a temperature of at least about 300° C. and at a pressure of at least about 10 atmospheres effective to drive water from second layer 44 , and preferably is converted to a silicon oxide comprising structure by exposure to energy, for example ultraviolet light.
- planarization can be conducted (i.e., chemical-mechanical polishing) to remove layers 44 , 40 , 22 and 20 from over the substrate outside of trenches 14 .
- FIGS. 8-12 yet another embodiment in accordance with the invention is described. Like numerals from the previously described embodiments are employed where appropriate, with differences being indicated with a suffix (b) or with different numerals.
- a semiconductor substrate fragment in process is indicated generally with reference numeral 10 b .
- An electrically insulative layer 21 is formed over silicon trench sidewalls 16 and trench base 18 .
- An example thickness for layer 21 is 150 angstroms.
- a preferred material for layer 21 is silicon dioxide.
- An exemplary method of forming layer 21 comprises chemical vapor deposition, and alternatively thermal oxidation.
- An example thermal oxidation comprises flowing an oxidizing gas (i.e., O 2 , O 3 , N 2 O, NO x or any mixture combination thereof) over substrate 12 within trenches 14 while substrate 12 is maintained at from 850° C. to 1150° C. for from 5 to 30 minutes.
- An example chemical vapor deposition process comprises injecting tetraethylorthosilicate (TEOS) into a reactor chamber at 500 mg/min while flowing O 3 , preferably as a mixture of 12% O 3 and 88% O 2 at 4000 sccm and helium at from 0-200 sccm and maintaining the substrate 12 at 550° C. and reactor pressure at 200 Torr.
- TEOS tetraethylorthosilicate
- insulative layer 21 is anisotropically etched to expose silicon of the base walls 18 while leaving silicon of the sidewalls 16 covered.
- An exemplary anisotropic etch comprises a conventional oxide spacer etch.
- a second electrically insulative layer 50 is substantially selectively deposited over the exposed base walls 18 to partially fill the trenches 14 .
- layer 50 comprises an oxide deposited by chemical vapor deposition, and more preferably silicon dioxide.
- An exemplary chemical vapor deposition to form layer 50 comprises liquid injecting TEOS into a reactor chamber at 350 mg/min while flowing O 3 , preferably as a mixture of 12% O 3 and 88% O 2 , at 5000 sccm and helium at from 0-200 sccm and maintaining the substrate 12 at 400° C. and reactor pressure at 600 Torr.
- a layer 30 is formed comprising an electrically insulative material, preferably silicon dioxide, over layers 21 , 22 and 50 to within trenches 14 .
- layer 30 is formed to fill remaining volume of trenches 14 .
- An exemplary process for forming second layer 30 comprises chemical vapor deposition, preferably high density plasma-enhanced chemical vapor deposition as described above.
- An alternative method of forming layer 30 comprises flowing a silanol layer to fill within trenches 14 .
- the method to form layer 30 is preferably by the same method previously discussed and disclosed for forming first layer 26 of the first embodiment shown in FIGS. 1-4 and second layer 44 of the second embodiment shown in FIGS. 5-7 .
- planarization can be conducted (i.e., chemical-mechanical polishing) to remove layers 30 , 22 , 21 and 20 from over substrate 12 outside of trenches 14 .
- an electrically insulative layer 21 is formed over silicon trench sidewalls 16 and trench base 18 by a thermal oxidization process.
- An exemplary method of forming layer 21 comprises thermally oxidizing the sidewalls of the trench in an oxidizing environment comprising oxygen and hydrogen and having a greater molar concentration of hydrogen than oxygen.
- An example thermal oxidation comprises flowing an oxidizing gas at 200 sccm (i.e., O 2 , O 3 , N 2 O, NO x or any mixture combination thereof) and hydrogen source at 1 slm (i.e., H 2 , NH 3 or any mixture combination thereof) over substrate 12 within trenches 14 .
- substrate 12 is maintained at from 800° C. to 1100° C. and reactor pressure at from 10 Torr to 760 Torr for from 1 to 20 minutes.
- a silanol layer 44 is formed over layers 21 and 22 to within trenches 14 . At least some of the silanol is converted to a compound comprising at least one of SiO n and RSiO n , where R comprises an organic group.
- the method to form layer 44 is preferably by the same method previously discussed and disclosed for forming first layer 26 of the first embodiment shown in FIGS. 1-4 and second layer 44 of the second embodiment shown in FIGS. 5-7 .
- planarization can be conducted (i.e., chemical-mechanical polishing) to remove layers 44 , 22 , 21 and 20 from over substrate 12 outside of trenches 14 .
- the silanol 44 could be formed within trenches 14 and converted before a sidewall oxidation.
- the thermal oxidation conditions comprise flowing an oxidizing gas at 200 sccm (i.e., O 2 , O 3 , N 2 O, NO x or any mixture combination thereof) over substrate 12 within trenches 14 while substrate 12 is maintained at from 850° C. to 1150° C. and reactor pressure at from 10 Torr to 760 Torr for from 5 to 30 minutes.
- sidewalls 16 might be oxidized prior to forming first layer 26 in the first embodiment, or prior to forming first layer 40 in the second embodiment. Alternately, sidewalls 16 might be oxidized after forming first layer 26 and before forming second layer 30 in the first embodiment, or after forming first layer 40 and before forming second layer 44 in the second embodiment or after forming layer 50 and before forming layer 30 in the third embodiment. Further alternately, sidewalls 16 might be oxidized after forming second layer 30 in the first embodiment, or after forming layer 44 in the second embodiment.
- the sidewalls might be oxidized after forming layer 50 and before forming layer 30 , or after forming layer 50 .
- Conventional thermal oxidations are preferably conducted in such instances.
- first layer 26 flows conformably into the trenches during deposition without forming any constrictions at the top of the trenches where voids begin.
- the first layer 26 effectively lowers the aspect ratio (defined as trench depth to width) of the trenches preferably by filling at least about a third of the depth while only adding at most 200 angstroms of layer on the sidewalls.
- any subsequent layer deposited to fill the layer will have a trench with a lower aspect ratio more conducive to filling without voids.
- the first layer is formed by less preferred methods which may not lower the aspect ratio as significantly as in the first embodiment.
Abstract
In accordance with an aspect of the invention, a method of forming a trench isolation region includes forming a trench within a substrate. A silanol layer is formed to partially fill the trench and then converted, at least some of the silanol, to a compound including at least one of SiOn and RSiOn, where R includes an organic group. An electrically insulative material is formed over the converted silanol to fill the trench. In another aspect of the invention, a method of forming a trench isolation region includes forming a trench within a substrate. A first layer of at least one of Si(OH)x and (CH3)ySi(OH)4-y is formed to partially fill the trench. At least some of the Si(OH)x if present is converted to SiO2 and at least some of (CH3)ySi(OH)4-y if present is converted to (CH3)xSiO2-x. Next, a layer of an electrically insulative material is formed to fill the trench.
Description
- This invention relates to methods of forming trench isolation regions in semiconductive substrates.
- In modern semiconductor device applications, numerous devices are packed onto a single small area of a semiconductor substrate to create an integrated circuit. For the circuit to function, many of these individual devices may need to be electrically isolated from one another. Accordingly, electrical isolation is an important and integral part of semiconductor device design for preventing the unwanted electrical coupling between adjacent components and devices.
- As the size of integrated circuits is reduced, the devices that make up the circuits must be positioned closer together in order to comply with the limited space available on a typical semiconductor substrate. As the industry strives towards a greater density of active components per unit area of semiconductor substrate, effective isolation between circuits becomes all the more important.
- The conventional method of isolating circuit components in modern integrated circuit technology takes the form of trench isolation regions etched into a semiconductor substrate. Trench isolation regions are commonly divided into three categories: shallow trenches (STI) (trenches less than about 1 micron deep); moderate depth trenches (trenches of from about 1 to about 3 microns deep); and deep trenches (trenches greater than about 3 microns deep). Once the trench isolation regions are etched in the semiconductor substrate, a dielectric material is deposited to fill the trenches. As the density of components on the semiconductor substrate increased, the widths of the trenches decreased until the process of flowing dielectric material into the trenches developed problems.
- Trench isolation regions, particularly STI regions, can develop undesirable voids in the dielectric material during the process to fill the trenches. As the dielectric material flows to an edge between a substrate surface and a sidewall of the trench, constrictions develop at the top of trenches due to the narrow opening in the trench. As the dielectric material flows into the trench, the constrictions can develop into voids moving into the trench with the dielectric material. Voids lower the dielectric characteristics of the dielectric material used and introduce structural instabilities in subsequent processes. Accordingly, voids in the dielectric material filling an isolation trench region are highly undesirable.
- In accordance with an aspect of the invention, a method of forming a trench isolation region includes forming a trench within a substrate. A silanol layer is formed to partially fill the trench and then at least some of the silanol is converted to a compound comprising at least one of SiOn and RSiOn, where R comprises an organic group. An electrically insulative material is formed over the converted silanol to fill the trench.
- In another aspect of the invention, a method of forming a trench isolation region includes forming a trench within a substrate. A first layer of at least one of Si(OH)x and (CH3)ySi(OH)4-y is formed to partially fill the trench. At least some of the Si(OH)x if present is converted to SiO2 and at least some of (CH3)ySi(OH)4-y if present is converted to (CH3)xSiO2-x. Next, a layer of an electrically insulative material is formed to fill the trench.
- In yet another aspect of the invention, a method of forming a trench isolation region includes forming a trench within a substrate. The trench has sidewalls comprising silicon and a base comprising silicon. A first electrically insulative layer is formed over the sidewalls and base. The first electrically insulative layer is anisotropically etched to expose silicon of the base while leaving silicon of the sidewalls covered. A second electrically insulative layer is substantially selectively chemical vapor deposited over the exposed trench base. A third electrically insulative layer is formed over the first and second insulative layers to within the trench.
- In still another aspect of the invention, a method of forming a trench isolation region includes forming a trench having sidewalls within a substrate. The sidewalls are thermally oxidized in an oxidizing environment which includes oxygen and hydrogen with a greater molar concentration of hydrogen than oxygen. A layer of silanol is formed to within the trench and at least some of the silanol is converted to a compound of at least one of SiOn and RSiOn, where R includes an organic group.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
-
FIG. 1 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a first embodiment of the invention. -
FIG. 2 is a view of theFIG. 1 substrate fragment at a processing step subsequent to that shown inFIG. 1 . -
FIG. 3 is a view of theFIG. 1 substrate fragment at a processing step subsequent to that shown in ofFIG. 2 . -
FIG. 4 is a view of theFIG. 1 substrate fragment at a processing step subsequent to that shown in ofFIG. 3 . -
FIG. 5 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a second embodiment of the invention. -
FIG. 6 is. a view of theFIG. 5 substrate fragment at a processing step subsequent to that ofFIG. 5 . -
FIG. 7 is a view of theFIG. 5 substrate fragment at a processing step subsequent to that ofFIG. 6 . -
FIG. 8 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a third embodiment of the invention. -
FIG. 9 is a view of theFIG. 8 substrate fragment at a processing step subsequent to that ofFIG. 8 . -
FIG. 10 is a view of theFIG. 8 substrate fragment at a processing step subsequent to that ofFIG. 9 . -
FIG. 11 is a view of theFIG. 8 substrate fragment at a processing step subsequent to that ofFIG. 10 . -
FIG. 12 is a view of theFIG. 8 substrate fragment at a processing step subsequent to that ofFIG. 11 . -
FIG. 13 is a fragmentary sectional view of a semiconductor substrate at one processing step in accordance with a fourth embodiment of the invention. -
FIG. 14 is a view of theFIG. 13 substrate fragment at a processing step subsequent to that ofFIG. 13 . -
FIG. 15 is a view of theFIG. 13 substrate fragment at a processing step subsequent to that ofFIG. 14 . - This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
- With reference to
FIGS. 1-4 , a method of forming a trench isolation region is illustrated. Referring toFIG. 1 , a semiconductor substrate fragment in process is indicated generally withreference numeral 10. Preferably, thesemiconductor substrate fragment 10 comprises the following layers shown in elevationally ascending order: asemiconductor substrate 12, preferably a bulk monocrystalline silicon substrate; anoxide layer 20; and asilicon nitrite layer 22. A series oftrenches 14 are formed, preferably by an etching process, throughlayers semiconductor substrate 12.Trench isolation regions 14 havesidewalls 16 andbase walls 18. - Referring to
FIG. 2 , afirst layer 26 is formed, and initially comprises a silanol which partially fillstrenches 14. An exemplary method of forming thefirst layer 26 is as follows. SiH4 and H2O2 are separately introduced into a chemical vapor deposition (CVD) chamber, such as a parallel plate reaction chamber (not shown). The reaction rate between SiH4 and H2O2 can be moderated by the introduction of nitrogen into the reaction chamber.Semiconductive substrate 12 within the chamber is preferably maintained at a suitably low temperature, such as 0° C., at an exemplary pressure of 1 Torr to achieve formation of a silanol-type material of the formula Si(OH)x, which is predominately Si(OH)4. The Si(OH)4 condenses onto thesemiconductor substrate 12 surface to formlayer 26. - Alternatively,
first layer 26 is formed to comprise (CH3)ySi(OH)4-y at least initially to partially fill the trench. The formation of (CH3)ySi(OH)4-y can be accomplished similarly to that described above for forming silanol, with the exception that (CH3)zSiH4-z, wherein z is at least 1 and no greater than 4, is combined with the hydrogen peroxide (H2O2). For example, CH3SiH3 can be combined with H2O2 to produce CH3Si(OH)3. - Although either reaction occurs in the gas phase, the initially deposited first layer 26 (Si(OH)x or (CH3)ySi(OH)4-y) is preferably in the form of a viscous liquid which preferably flows very conformably, ideally depositing over
trench base 18 faster and thicker than oversidewalls 16. A preferred thickness forfirst layer 26 is at least 25% of the trench depth, and more preferably at least 35%, while preferably adding only 200 angstroms or less to sidewalls 16. - After forming
first layer 26 oversemiconductor substrate 12, at least some of it is converted to a compound comprising at least one of SiOn and RSiOn, where R comprises an organic group. An exemplary process for doing so is to treatfirst layer 26 with energy to drive water therefrom and convert to a silicon oxide comprising structure. A specific exemplary method of convertingfirst layer 26 comprises exposing thefirst layer 26 to ultraviolet light, with other examples of energy being electron beam energy or plasma, and RF energy. Preferably, a two-step process is employed. First, polymerization of the liquid film is promoted by increasing the temperature to above 100° C., while maintaining the pressure of about 1 Torr, to result in solidification and formation of a polymer layer. Thereafter, the temperature is raised to above 300° C., preferably above 400° C., while maintaining a pressure of about 1 Torr, preferably at least 10 atmospheres. - Referring to
FIG. 3 , asecond layer 30 is formed comprising an electrically insulative material, preferably silicon dioxide, over convertedsilanol layer 26 to within thetrenches 14. Preferably as shown,second layer 30 is formed to fill remaining volume oftrenches 14. An exemplary process for formingsecond layer 30 comprises chemical vapor deposition, preferably plasma-enhanced chemical vapor deposition. For example, conventional high density plasma deposited SiO2 can be formed. In the context of this document, “high density” refers to a plasma having at least 1010 ions/cm3 plasma density. An optional gettering process may be performed at this stage of the process. - Referring to
FIG. 4 , planarization can be conducted (i.e., chemical-mechanical polishing) to removelayers trenches 14. - With reference to
FIGS. 5-7 , another embodiment in accordance with the invention is described. Like numerals from the first described embodiment are employed where appropriate, with differences being indicated with a suffix (a) or with different numerals. - Referring to
FIG. 5 , a semiconductor substrate fragment in process is indicated generally with reference numeral 10 a. An electrically insulatingfirst layer 40 is chemical vapor deposited to withintrenches 14 to partially fill the trenches. Preferably,first layer 40 comprises silicon dioxide (SiO2) and fills at least 25% of thetrench 14 depth.First layer 40 is preferably deposited by plasma-enchanced chemical vapor deposition, preferably by high density plasma or subatmospheric chemical vapor deposition. - Referring to
FIG. 6 , asecond layer 44 comprising a silanol is formed overfirst layer 40 to withintrenches 14. Preferably, the method to formsecond layer 44 is by the same method previously discussed and disclosed for formingfirst layer 26 of theFIGS. 1-4 embodiment. Consequently, as with the previous method,second layer 44 preferably fillstrenches 14, preferably is maintained at a temperature of at least about 300° C. and at a pressure of at least about 10 atmospheres effective to drive water fromsecond layer 44, and preferably is converted to a silicon oxide comprising structure by exposure to energy, for example ultraviolet light. - Referring to
FIG. 7 , planarization can be conducted (i.e., chemical-mechanical polishing) to removelayers trenches 14. - With reference to
FIGS. 8-12 , yet another embodiment in accordance with the invention is described. Like numerals from the previously described embodiments are employed where appropriate, with differences being indicated with a suffix (b) or with different numerals. - Referring to
FIG. 8 , a semiconductor substrate fragment in process is indicated generally withreference numeral 10 b. An electricallyinsulative layer 21 is formed over silicon trench sidewalls 16 andtrench base 18. An example thickness forlayer 21 is 150 angstroms. A preferred material forlayer 21 is silicon dioxide. An exemplary method of forminglayer 21 comprises chemical vapor deposition, and alternatively thermal oxidation. An example thermal oxidation comprises flowing an oxidizing gas (i.e., O2, O3, N2O, NOx or any mixture combination thereof) oversubstrate 12 withintrenches 14 whilesubstrate 12 is maintained at from 850° C. to 1150° C. for from 5 to 30 minutes. An example chemical vapor deposition process comprises injecting tetraethylorthosilicate (TEOS) into a reactor chamber at 500 mg/min while flowing O3, preferably as a mixture of 12% O3 and 88% O2 at 4000 sccm and helium at from 0-200 sccm and maintaining thesubstrate 12 at 550° C. and reactor pressure at 200 Torr. - Referring to
FIG. 9 ,insulative layer 21 is anisotropically etched to expose silicon of thebase walls 18 while leaving silicon of the sidewalls 16 covered. An exemplary anisotropic etch comprises a conventional oxide spacer etch. - Referring to
FIG. 10 , a second electricallyinsulative layer 50 is substantially selectively deposited over the exposedbase walls 18 to partially fill thetrenches 14. Preferably,layer 50 comprises an oxide deposited by chemical vapor deposition, and more preferably silicon dioxide. An exemplary chemical vapor deposition to formlayer 50 comprises liquid injecting TEOS into a reactor chamber at 350 mg/min while flowing O3, preferably as a mixture of 12% O3 and 88% O2, at 5000 sccm and helium at from 0-200 sccm and maintaining thesubstrate 12 at 400° C. and reactor pressure at 600 Torr. - Referring to
FIG. 11 , alayer 30 is formed comprising an electrically insulative material, preferably silicon dioxide, overlayers trenches 14. Preferably as shown,layer 30 is formed to fill remaining volume oftrenches 14. An exemplary process for formingsecond layer 30 comprises chemical vapor deposition, preferably high density plasma-enhanced chemical vapor deposition as described above. An alternative method of forminglayer 30 comprises flowing a silanol layer to fill withintrenches 14. The method to formlayer 30 is preferably by the same method previously discussed and disclosed for formingfirst layer 26 of the first embodiment shown inFIGS. 1-4 andsecond layer 44 of the second embodiment shown inFIGS. 5-7 . - Referring to
FIG. 12 , planarization can be conducted (i.e., chemical-mechanical polishing) to removelayers substrate 12 outside oftrenches 14. - With reference to
FIGS. 13-15 , still another embodiment in accordance with the invention is described. Like numerals from the first described embodiment are employed where appropriate, with differences being indicated with a suffix (c) or with different numerals. Referring toFIG. 13 , an electricallyinsulative layer 21 is formed over silicon trench sidewalls 16 andtrench base 18 by a thermal oxidization process. An exemplary method of forminglayer 21 comprises thermally oxidizing the sidewalls of the trench in an oxidizing environment comprising oxygen and hydrogen and having a greater molar concentration of hydrogen than oxygen. An example thermal oxidation comprises flowing an oxidizing gas at 200 sccm (i.e., O2, O3, N2O, NOx or any mixture combination thereof) and hydrogen source at 1 slm (i.e., H2, NH3 or any mixture combination thereof) oversubstrate 12 withintrenches 14. Preferably,substrate 12 is maintained at from 800° C. to 1100° C. and reactor pressure at from 10 Torr to 760 Torr for from 1 to 20 minutes. - Referring to
FIG. 14 , asilanol layer 44 is formed overlayers trenches 14. At least some of the silanol is converted to a compound comprising at least one of SiOn and RSiOn, where R comprises an organic group. The method to formlayer 44 is preferably by the same method previously discussed and disclosed for formingfirst layer 26 of the first embodiment shown inFIGS. 1-4 andsecond layer 44 of the second embodiment shown inFIGS. 5-7 . - Referring to
FIG. 15 , planarization can be conducted (i.e., chemical-mechanical polishing) to removelayers substrate 12 outside oftrenches 14. - Alternatively, the
silanol 44 could be formed withintrenches 14 and converted before a sidewall oxidation. Preferably in such instance, the thermal oxidation conditions comprise flowing an oxidizing gas at 200 sccm (i.e., O2, O3, N2O, NOx or any mixture combination thereof) oversubstrate 12 withintrenches 14 whilesubstrate 12 is maintained at from 850° C. to 1150° C. and reactor pressure at from 10 Torr to 760 Torr for from 5 to 30 minutes. - Further in accordance with the invention, sidewalls 16 might be oxidized prior to forming
first layer 26 in the first embodiment, or prior to formingfirst layer 40 in the second embodiment. Alternately, sidewalls 16 might be oxidized after formingfirst layer 26 and before formingsecond layer 30 in the first embodiment, or after formingfirst layer 40 and before formingsecond layer 44 in the second embodiment or after forminglayer 50 and before forminglayer 30 in the third embodiment. Further alternately, sidewalls 16 might be oxidized after formingsecond layer 30 in the first embodiment, or after forminglayer 44 in the second embodiment. Further alternately with respect to the third embodiment, and wherelayer 21 is not formed by thermal oxidation, the sidewalls might be oxidized after forminglayer 50 and before forminglayer 30, or after forminglayer 50. Conventional thermal oxidations are preferably conducted in such instances. - In the preferred first embodiment,
first layer 26 flows conformably into the trenches during deposition without forming any constrictions at the top of the trenches where voids begin. Thefirst layer 26 effectively lowers the aspect ratio (defined as trench depth to width) of the trenches preferably by filling at least about a third of the depth while only adding at most 200 angstroms of layer on the sidewalls. As a result, any subsequent layer deposited to fill the layer will have a trench with a lower aspect ratio more conducive to filling without voids. - In the less preferred second and third embodiments, the first layer is formed by less preferred methods which may not lower the aspect ratio as significantly as in the first embodiment.
- In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (21)
1-63. (canceled)
64. A method of forming a trench isolation region comprising:
forming an isolation trench within semiconductive material of a semiconductive substrate;
providing a silicon comprising electrically insulative aspect ratio lowering material within the isolation trench to partially fill the isolation trench, said providing comprising a liquid deposition within the isolation trench; and
after providing the silicon comprising insulative aspect ratio lowering material, depositing an initially solid silicon comprising electrically insulative material within the isolation trench over the insulative aspect ratio lowering material.
65. The method of claim 64 wherein the isolation trench comprises sidewall portions, and further comprising forming an oxide layer over the sidewall portions prior to both of the providing and the depositing.
66. The method of claim 64 wherein the isolation trench comprises sidewall portions, and further comprising forming an oxide layer over the sidewall portions after both of the providing and the depositing.
67. The method of claim 64 wherein the liquid comprises a silanol.
68. The method of claim 64 wherein the liquid deposition partially fills the isolation trench with liquid.
69. The method of claim 64 wherein the silicon of the aspect ratio lowering material and the insulative material is in silicon dioxide form.
70. A method of forming a trench isolation region comprising:
forming an isolation trench within semiconductive material of a semiconductive substrate;
providing a material of a first composition within the isolation trench which partially fills the isolation trench and lowers an aspect ratio of the isolation trench from what is was prior to said providing;
converting the first composition to a second composition which partially fills the isolation trench and is electrically insulative; and
after the converting, depositing an electrically insulative material within the isolation trench over the converted material.
71. The method of claim 70 wherein the material of the first composition is liquid prior to the converting.
72. The method of claim 71 wherein the liquid comprises a silanol.
73. The method of claim 70 wherein the isolation trench comprises sidewall portions, and further comprising forming an oxide layer over the sidewall portions prior to the providing.
74. The method of claim 70 wherein the isolation trench comprises sidewall portions, and further comprising forming an oxide layer over the sidewall portions after the converting.
75. The method of claim 70 wherein the isolation trench comprises sidewall portions comprising semiconductive material, and further comprising thermally oxidizing said sidewall portions.
76. The method of claim 70 wherein the semiconductive material comprises bulk monocrystalline silicon.
77. The method of claim 70 wherein the first composition, the second composition, and the insulative material each comprises silicon.
78. The method of claim 77 wherein the silicon of the second composition and the insulative material is in silicon dioxide form.
79. A method of forming a trench isolation region comprising:
etching an isolation trench within semiconductive material of a semiconductive substrate;
forming an oxide layer over sidewall portions of the isolation trench;
after forming the oxide layer, flowing a liquid material to within the isolation trench;
solidifying the liquid material to an electrically insulative solid;
providing the electrically insulative solid to partially fill the isolation trench and reduce an aspect ratio of the isolation trench from what it was prior to the flowing; and
depositing an electrically insulative material to within the isolation trench over the insulative solid within the isolation trench.
80. The method of claim 79 wherein the liquid material comprises a silanol.
81. The method of claim 79 wherein the providing comprises flowing the liquid material to partially fill the trench.
82. The method of claim 79 wherein the solidifying comprises converting the liquid material from a first composition comprising a liquid to a second composition comprising a solid.
83. The method of claim 79 wherein the solidifying comprises raising the temperature of the liquid material.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/170,452 US20050239265A1 (en) | 1999-08-30 | 2005-06-29 | Method of forming trench isolation regions |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/385,915 US6300219B1 (en) | 1999-08-30 | 1999-08-30 | Method of forming trench isolation regions |
US09/900,117 US20010041420A1 (en) | 1999-08-30 | 2001-07-06 | Method of forming trench isolation regions |
US10/209,865 US6583028B2 (en) | 1999-08-30 | 2002-08-02 | Methods of forming trench isolation regions |
US10/330,881 US6719012B2 (en) | 1999-08-30 | 2002-12-23 | Method of forming trench isolation regions |
US10/688,439 US7012010B2 (en) | 1999-08-30 | 2003-10-16 | Methods of forming trench isolation regions |
US11/170,452 US20050239265A1 (en) | 1999-08-30 | 2005-06-29 | Method of forming trench isolation regions |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/688,439 Division US7012010B2 (en) | 1999-08-30 | 2003-10-16 | Methods of forming trench isolation regions |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050239265A1 true US20050239265A1 (en) | 2005-10-27 |
Family
ID=23523413
Family Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/385,915 Expired - Fee Related US6300219B1 (en) | 1999-08-30 | 1999-08-30 | Method of forming trench isolation regions |
US09/900,117 Abandoned US20010041420A1 (en) | 1999-08-30 | 2001-07-06 | Method of forming trench isolation regions |
US10/209,865 Expired - Lifetime US6583028B2 (en) | 1999-08-30 | 2002-08-02 | Methods of forming trench isolation regions |
US10/330,881 Expired - Lifetime US6719012B2 (en) | 1999-08-30 | 2002-12-23 | Method of forming trench isolation regions |
US10/688,439 Expired - Fee Related US7012010B2 (en) | 1999-08-30 | 2003-10-16 | Methods of forming trench isolation regions |
US11/170,452 Abandoned US20050239265A1 (en) | 1999-08-30 | 2005-06-29 | Method of forming trench isolation regions |
US11/170,522 Abandoned US20050239266A1 (en) | 1999-08-30 | 2005-06-29 | Method of forming trench isolation regions |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/385,915 Expired - Fee Related US6300219B1 (en) | 1999-08-30 | 1999-08-30 | Method of forming trench isolation regions |
US09/900,117 Abandoned US20010041420A1 (en) | 1999-08-30 | 2001-07-06 | Method of forming trench isolation regions |
US10/209,865 Expired - Lifetime US6583028B2 (en) | 1999-08-30 | 2002-08-02 | Methods of forming trench isolation regions |
US10/330,881 Expired - Lifetime US6719012B2 (en) | 1999-08-30 | 2002-12-23 | Method of forming trench isolation regions |
US10/688,439 Expired - Fee Related US7012010B2 (en) | 1999-08-30 | 2003-10-16 | Methods of forming trench isolation regions |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/170,522 Abandoned US20050239266A1 (en) | 1999-08-30 | 2005-06-29 | Method of forming trench isolation regions |
Country Status (1)
Country | Link |
---|---|
US (7) | US6300219B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120223378A1 (en) * | 2011-03-03 | 2012-09-06 | Imec | Floating Gate Semiconductor Memory Device and Method for Producing Such a Device |
Families Citing this family (91)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7157385B2 (en) * | 2003-09-05 | 2007-01-02 | Micron Technology, Inc. | Method of depositing a silicon dioxide-comprising layer in the fabrication of integrated circuitry |
KR100295782B1 (en) * | 1999-07-03 | 2001-07-12 | 윤종용 | Method for shallow trench isolation |
US6300219B1 (en) * | 1999-08-30 | 2001-10-09 | Micron Technology, Inc. | Method of forming trench isolation regions |
US20070014801A1 (en) * | 2001-01-24 | 2007-01-18 | Gish Kurt C | Methods of diagnosis of prostate cancer, compositions and methods of screening for modulators of prostate cancer |
US6599789B1 (en) | 2000-11-15 | 2003-07-29 | Micron Technology, Inc. | Method of forming a field effect transistor |
US6897120B2 (en) * | 2001-01-03 | 2005-05-24 | Micron Technology, Inc. | Method of forming integrated circuitry and method of forming shallow trench isolation in a semiconductor substrate |
US6455382B1 (en) * | 2001-05-03 | 2002-09-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-step method for forming sacrificial silicon oxide layer |
US6709930B2 (en) * | 2002-06-21 | 2004-03-23 | Siliconix Incorporated | Thicker oxide formation at the trench bottom by selective oxide deposition |
US6531377B2 (en) * | 2001-07-13 | 2003-03-11 | Infineon Technologies Ag | Method for high aspect ratio gap fill using sequential HDP-CVD |
US6596654B1 (en) * | 2001-08-24 | 2003-07-22 | Novellus Systems, Inc. | Gap fill for high aspect ratio structures |
US7001854B1 (en) | 2001-08-03 | 2006-02-21 | Novellus Systems, Inc. | Hydrogen-based phosphosilicate glass process for gap fill of high aspect ratio structures |
US6846745B1 (en) | 2001-08-03 | 2005-01-25 | Novellus Systems, Inc. | High-density plasma process for filling high aspect ratio structures |
KR100428805B1 (en) * | 2001-08-09 | 2004-04-28 | 삼성전자주식회사 | Structure of Trench Isolation and Method of Forming The Same |
US7067440B1 (en) | 2001-08-24 | 2006-06-27 | Novellus Systems, Inc. | Gap fill for high aspect ratio structures |
KR100831972B1 (en) * | 2001-12-17 | 2008-05-26 | 주식회사 하이닉스반도체 | Method for fabricating shallow trench isolation of semiconductor device |
US6716687B2 (en) * | 2002-02-11 | 2004-04-06 | Micron Technology, Inc. | FET having epitaxial silicon growth |
TW536775B (en) * | 2002-04-18 | 2003-06-11 | Nanya Technology Corp | Manufacturing method of shallow trench isolation structure |
US6716719B2 (en) * | 2002-05-29 | 2004-04-06 | Micron Technology, Inc. | Method of forming biasable isolation regions using epitaxially grown silicon between the isolation regions |
US7012005B2 (en) * | 2002-06-25 | 2006-03-14 | Siliconix Incorporated | Self-aligned differential oxidation in trenches by ion implantation |
JP2004047624A (en) * | 2002-07-10 | 2004-02-12 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
US6727150B2 (en) | 2002-07-26 | 2004-04-27 | Micron Technology, Inc. | Methods of forming trench isolation within a semiconductor substrate including, Tshaped trench with spacers |
US7071043B2 (en) * | 2002-08-15 | 2006-07-04 | Micron Technology, Inc. | Methods of forming a field effect transistor having source/drain material over insulative material |
US6713365B2 (en) * | 2002-09-04 | 2004-03-30 | Macronix International Co., Ltd. | Methods for filling shallow trench isolations having high aspect ratios |
DE10249649A1 (en) * | 2002-10-24 | 2004-05-13 | Infineon Technologies Ag | Production of a shallow trench isolation comprises partially filling a recess in a substrate with a filler using a flow-fill process followed by plasma treatment |
US7122485B1 (en) | 2002-12-09 | 2006-10-17 | Novellus Systems, Inc. | Deposition profile modification through process chemistry |
US7205248B2 (en) * | 2003-02-04 | 2007-04-17 | Micron Technology, Inc. | Method of eliminating residual carbon from flowable oxide fill |
US20040248375A1 (en) * | 2003-06-04 | 2004-12-09 | Mcneil John | Trench filling methods |
US7125815B2 (en) * | 2003-07-07 | 2006-10-24 | Micron Technology, Inc. | Methods of forming a phosphorous doped silicon dioxide comprising layer |
US6982207B2 (en) * | 2003-07-11 | 2006-01-03 | Micron Technology, Inc. | Methods for filling high aspect ratio trenches in semiconductor layers |
US7055912B2 (en) * | 2003-09-23 | 2006-06-06 | Terry Lynn Luscombe | Vehicle mounted utility apparatus with quick attachment means |
KR100677766B1 (en) | 2003-11-28 | 2007-02-05 | 주식회사 하이닉스반도체 | Semiconductor device with trench type isolation and method for making the same |
US7163896B1 (en) | 2003-12-10 | 2007-01-16 | Novellus Systems, Inc. | Biased H2 etch process in deposition-etch-deposition gap fill |
US7053010B2 (en) * | 2004-03-22 | 2006-05-30 | Micron Technology, Inc. | Methods of depositing silicon dioxide comprising layers in the fabrication of integrated circuitry, methods of forming trench isolation, and methods of forming arrays of memory cells |
US7582555B1 (en) | 2005-12-29 | 2009-09-01 | Novellus Systems, Inc. | CVD flowable gap fill |
US7074690B1 (en) * | 2004-03-25 | 2006-07-11 | Novellus Systems, Inc. | Selective gap-fill process |
US9257302B1 (en) | 2004-03-25 | 2016-02-09 | Novellus Systems, Inc. | CVD flowable gap fill |
US7524735B1 (en) | 2004-03-25 | 2009-04-28 | Novellus Systems, Inc | Flowable film dielectric gap fill process |
US7015113B2 (en) * | 2004-04-01 | 2006-03-21 | Micron Technology, Inc. | Methods of forming trench isolation regions |
US7129189B1 (en) | 2004-06-22 | 2006-10-31 | Novellus Systems, Inc. | Aluminum phosphate incorporation in silica thin films produced by rapid surface catalyzed vapor deposition (RVD) |
US7202185B1 (en) | 2004-06-22 | 2007-04-10 | Novellus Systems, Inc. | Silica thin films produced by rapid surface catalyzed vapor deposition (RVD) using a nucleation layer |
US7097878B1 (en) | 2004-06-22 | 2006-08-29 | Novellus Systems, Inc. | Mixed alkoxy precursors and methods of their use for rapid vapor deposition of SiO2 films |
US7297608B1 (en) | 2004-06-22 | 2007-11-20 | Novellus Systems, Inc. | Method for controlling properties of conformal silica nanolaminates formed by rapid vapor deposition |
US7235459B2 (en) * | 2004-08-31 | 2007-06-26 | Micron Technology, Inc. | Methods of forming trench isolation in the fabrication of integrated circuitry, methods of fabricating memory circuitry, integrated circuitry and memory integrated circuitry |
US7217658B1 (en) | 2004-09-07 | 2007-05-15 | Novellus Systems, Inc. | Process modulation to prevent structure erosion during gap fill |
US7176039B1 (en) | 2004-09-21 | 2007-02-13 | Novellus Systems, Inc. | Dynamic modification of gap fill process characteristics |
US7148155B1 (en) | 2004-10-26 | 2006-12-12 | Novellus Systems, Inc. | Sequential deposition/anneal film densification method |
US7790633B1 (en) | 2004-10-26 | 2010-09-07 | Novellus Systems, Inc. | Sequential deposition/anneal film densification method |
US7294583B1 (en) | 2004-12-23 | 2007-11-13 | Novellus Systems, Inc. | Methods for the use of alkoxysilanol precursors for vapor deposition of SiO2 films |
US7271112B1 (en) | 2004-12-30 | 2007-09-18 | Novellus Systems, Inc. | Methods for forming high density, conformal, silica nanolaminate films via pulsed deposition layer in structures of confined geometry |
US7223707B1 (en) | 2004-12-30 | 2007-05-29 | Novellus Systems, Inc. | Dynamic rapid vapor deposition process for conformal silica laminates |
US7482247B1 (en) | 2004-12-30 | 2009-01-27 | Novellus Systems, Inc. | Conformal nanolaminate dielectric deposition and etch bag gap fill process |
US7217634B2 (en) * | 2005-02-17 | 2007-05-15 | Micron Technology, Inc. | Methods of forming integrated circuitry |
US7510966B2 (en) * | 2005-03-07 | 2009-03-31 | Micron Technology, Inc. | Electrically conductive line, method of forming an electrically conductive line, and method of reducing titanium silicide agglomeration in fabrication of titanium silicide over polysilicon transistor gate lines |
US7135418B1 (en) | 2005-03-09 | 2006-11-14 | Novellus Systems, Inc. | Optimal operation of conformal silica deposition reactors |
US7109129B1 (en) | 2005-03-09 | 2006-09-19 | Novellus Systems, Inc. | Optimal operation of conformal silica deposition reactors |
US7211525B1 (en) | 2005-03-16 | 2007-05-01 | Novellus Systems, Inc. | Hydrogen treatment enhanced gap fill |
US8012847B2 (en) | 2005-04-01 | 2011-09-06 | Micron Technology, Inc. | Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating integrated circuitry |
US7589028B1 (en) | 2005-11-15 | 2009-09-15 | Novellus Systems, Inc. | Hydroxyl bond removal and film densification method for oxide films using microwave post treatment |
US7491653B1 (en) | 2005-12-23 | 2009-02-17 | Novellus Systems, Inc. | Metal-free catalysts for pulsed deposition layer process for conformal silica laminates |
US20070194402A1 (en) * | 2006-02-21 | 2007-08-23 | Micron Technology, Inc. | Shallow trench isolation structure |
US7811935B2 (en) * | 2006-03-07 | 2010-10-12 | Micron Technology, Inc. | Isolation regions and their formation |
US7709345B2 (en) | 2006-03-07 | 2010-05-04 | Micron Technology, Inc. | Trench isolation implantation |
US20070243928A1 (en) * | 2006-04-13 | 2007-10-18 | Igt | Casino gaming incentives using game themes, game types, paytables, denominations |
US20070246795A1 (en) * | 2006-04-20 | 2007-10-25 | Micron Technology, Inc. | Dual depth shallow trench isolation and methods to form same |
US7288463B1 (en) | 2006-04-28 | 2007-10-30 | Novellus Systems, Inc. | Pulsed deposition layer gap fill with expansion material |
US7682977B2 (en) * | 2006-05-11 | 2010-03-23 | Micron Technology, Inc. | Methods of forming trench isolation and methods of forming arrays of FLASH memory cells |
JP2007335807A (en) * | 2006-06-19 | 2007-12-27 | Toshiba Corp | Method for manufacturing semiconductor device |
US7625820B1 (en) | 2006-06-21 | 2009-12-01 | Novellus Systems, Inc. | Method of selective coverage of high aspect ratio structures with a conformal film |
US9245739B2 (en) | 2006-11-01 | 2016-01-26 | Lam Research Corporation | Low-K oxide deposition by hydrolysis and condensation |
US7888273B1 (en) | 2006-11-01 | 2011-02-15 | Novellus Systems, Inc. | Density gradient-free gap fill |
DE102006056626A1 (en) * | 2006-11-30 | 2008-06-05 | Advanced Micro Devices, Inc., Sunnyvale | Conductive barrier layer producing method for manufacturing integrated circuit, involves depositing layer on exposed surfaces by self-restricted deposition technique, and providing surface with characteristics at reduced deposition rate |
US20080227266A1 (en) * | 2007-03-14 | 2008-09-18 | Texas Instruments Inc. | Method of STI corner rounding using nitridation and high temperature thermal processing |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8120137B2 (en) * | 2008-05-08 | 2012-02-21 | Micron Technology, Inc. | Isolation trench structure |
US8133797B2 (en) * | 2008-05-16 | 2012-03-13 | Novellus Systems, Inc. | Protective layer to enable damage free gap fill |
US8557712B1 (en) | 2008-12-15 | 2013-10-15 | Novellus Systems, Inc. | PECVD flowable dielectric gap fill |
US8278224B1 (en) | 2009-09-24 | 2012-10-02 | Novellus Systems, Inc. | Flowable oxide deposition using rapid delivery of process gases |
US8105956B2 (en) | 2009-10-20 | 2012-01-31 | Micron Technology, Inc. | Methods of forming silicon oxides and methods of forming interlevel dielectrics |
TWI579916B (en) | 2009-12-09 | 2017-04-21 | 諾菲勒斯系統公司 | Novel gap fill integration with flowable oxide and cap oxide |
US8685867B1 (en) | 2010-12-09 | 2014-04-01 | Novellus Systems, Inc. | Premetal dielectric integration process |
US9719169B2 (en) | 2010-12-20 | 2017-08-01 | Novellus Systems, Inc. | System and apparatus for flowable deposition in semiconductor fabrication |
US8679940B2 (en) * | 2012-02-17 | 2014-03-25 | GlobalFoundries, Inc. | Methods for fabricating semiconductor devices with isolation regions having uniform stepheights |
US8846536B2 (en) | 2012-03-05 | 2014-09-30 | Novellus Systems, Inc. | Flowable oxide film with tunable wet etch rate |
GB201207448D0 (en) * | 2012-04-26 | 2012-06-13 | Spts Technologies Ltd | Method of depositing silicon dioxide films |
CN103794543B (en) * | 2012-10-31 | 2018-07-10 | 中芯国际集成电路制造(上海)有限公司 | Isolation structure and forming method thereof |
US9847222B2 (en) | 2013-10-25 | 2017-12-19 | Lam Research Corporation | Treatment for flowable dielectric deposition on substrate surfaces |
US10049921B2 (en) | 2014-08-20 | 2018-08-14 | Lam Research Corporation | Method for selectively sealing ultra low-k porous dielectric layer using flowable dielectric film formed from vapor phase dielectric precursor |
US9627246B2 (en) * | 2015-06-10 | 2017-04-18 | Microchip Technology Incorporated | Method of forming shallow trench isolation (STI) structures |
JP6938491B2 (en) * | 2015-11-13 | 2021-09-22 | アプライド マテリアルズ インコーポレイテッドApplied Materials, Inc. | Semiconductor device processing methods and semiconductor device processing systems and equipment |
US9916977B2 (en) | 2015-11-16 | 2018-03-13 | Lam Research Corporation | Low k dielectric deposition via UV driven photopolymerization |
US10388546B2 (en) | 2015-11-16 | 2019-08-20 | Lam Research Corporation | Apparatus for UV flowable dielectric |
Citations (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3809574A (en) * | 1971-07-15 | 1974-05-07 | Rca Corp | Aluminum oxide films for electronic devices |
US3990927A (en) * | 1973-11-23 | 1976-11-09 | Commissariat A L'energie Atomique | Method for isolating the components of an integrated circuit |
US4474975A (en) * | 1983-05-09 | 1984-10-02 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Process for producing tris (N-methylamino) methylsilane |
US5105253A (en) * | 1988-12-28 | 1992-04-14 | Synergy Semiconductor Corporation | Structure for a substrate tap in a bipolar structure |
US5156881A (en) * | 1987-03-18 | 1992-10-20 | Kabushiki Kaisha Toshiba | Method for forming a film on a substrate by activating a reactive gas |
US5182221A (en) * | 1990-06-13 | 1993-01-26 | Sony Corporation | Method of filling a recess flat with a material by a bias ECR-CVD process |
US5387539A (en) * | 1992-06-18 | 1995-02-07 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing trench isolation |
US5410176A (en) * | 1991-04-05 | 1995-04-25 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit with planarized shallow trench isolation |
US5470798A (en) * | 1990-05-29 | 1995-11-28 | Mitel Corporation | Moisture-free sog process |
US5516721A (en) * | 1993-12-23 | 1996-05-14 | International Business Machines Corporation | Isolation structure using liquid phase oxide deposition |
US5565376A (en) * | 1994-07-12 | 1996-10-15 | United Microelectronics Corp. | Device isolation technology by liquid phase deposition |
US5604149A (en) * | 1994-03-11 | 1997-02-18 | France Telecom | Method of and device for isolating active areas of a semiconducor substrate by quasi-plane shallow trenches |
US5616513A (en) * | 1995-06-01 | 1997-04-01 | International Business Machines Corporation | Shallow trench isolation with self aligned PSG layer |
US5702977A (en) * | 1997-03-03 | 1997-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Shallow trench isolation method employing self-aligned and planarized trench fill dielectric layer |
US5719085A (en) * | 1995-09-29 | 1998-02-17 | Intel Corporation | Shallow trench isolation technique |
US5741740A (en) * | 1997-06-12 | 1998-04-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Shallow trench isolation (STI) method employing gap filling silicon oxide dielectric layer |
US5770469A (en) * | 1995-12-29 | 1998-06-23 | Lam Research Corporation | Method for forming semiconductor structure using modulation doped silicate glasses |
US5786263A (en) * | 1995-04-04 | 1998-07-28 | Motorola, Inc. | Method for forming a trench isolation structure in an integrated circuit |
US5801083A (en) * | 1997-10-20 | 1998-09-01 | Chartered Semiconductor Manufacturing, Ltd. | Use of polymer spacers for the fabrication of shallow trench isolation regions with rounded top corners |
US5863827A (en) * | 1997-06-03 | 1999-01-26 | Texas Instruments Incorporated | Oxide deglaze before sidewall oxidation of mesa or trench |
US5883006A (en) * | 1997-12-12 | 1999-03-16 | Kabushiki Kaisha Toshiba | Method for making a semiconductor device using a flowable oxide film |
US5888880A (en) * | 1996-10-30 | 1999-03-30 | Advanced Micro Devices, Inc. | Trench transistor with localized source/drain regions implanted through selectively grown oxide layer |
US5895253A (en) * | 1997-08-22 | 1999-04-20 | Micron Technology, Inc. | Trench isolation for CMOS devices |
US5895255A (en) * | 1994-11-30 | 1999-04-20 | Kabushiki Kaisha Toshiba | Shallow trench isolation formation with deep trench cap |
US5904540A (en) * | 1997-10-18 | 1999-05-18 | United Microelectronics, Corp. | Method for manufacturing shallow trench isolation |
US5923073A (en) * | 1991-07-01 | 1999-07-13 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device and semiconductor device manufactured according to the method |
US5930645A (en) * | 1997-12-18 | 1999-07-27 | Advanced Micro Devices, Inc. | Shallow trench isolation formation with reduced polish stop thickness |
US5930646A (en) * | 1998-10-09 | 1999-07-27 | Chartered Semiconductor Manufacturing, Ltd. | Method of shallow trench isolation |
US5943585A (en) * | 1997-12-19 | 1999-08-24 | Advanced Micro Devices, Inc. | Trench isolation structure having low K dielectric spacers arranged upon an oxide liner incorporated with nitrogen |
US5950094A (en) * | 1999-02-18 | 1999-09-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating fully dielectric isolated silicon (FDIS) |
US5960299A (en) * | 1998-10-28 | 1999-09-28 | United Microelectronics Corp. | Method of fabricating a shallow-trench isolation structure in integrated circuit |
US5972773A (en) * | 1995-03-23 | 1999-10-26 | Advanced Micro Devices, Inc. | High quality isolation for high density and high performance integrated circuits |
US5976949A (en) * | 1997-03-04 | 1999-11-02 | Winbond Electronics Corp. | Method for forming shallow trench isolation |
US5981354A (en) * | 1997-03-12 | 1999-11-09 | Advanced Micro Devices, Inc. | Semiconductor fabrication employing a flowable oxide to enhance planarization in a shallow trench isolation process |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US5998280A (en) * | 1998-03-20 | 1999-12-07 | National Semiconductor Corporation | Modified recessed locos isolation process for deep sub-micron device processes |
US6013583A (en) * | 1996-06-25 | 2000-01-11 | International Business Machines Corporation | Low temperature BPSG deposition process |
US6030881A (en) * | 1998-05-05 | 2000-02-29 | Novellus Systems, Inc. | High throughput chemical vapor deposition process capable of filling high aspect ratio structures |
US6033961A (en) * | 1998-04-30 | 2000-03-07 | Hewlett-Packard Company | Isolation trench fabrication process |
US6051477A (en) * | 1995-11-01 | 2000-04-18 | Hyundai Electronics Industries Co., Ltd. | Method of fabricating semiconductor device |
US6090675A (en) * | 1999-04-02 | 2000-07-18 | Taiwan Semiconductor Manufacturing Company | Formation of dielectric layer employing high ozone:tetraethyl-ortho-silicate ratios during chemical vapor deposition |
US6156674A (en) * | 1998-11-25 | 2000-12-05 | Micron Technology, Inc. | Semiconductor processing methods of forming insulative materials |
US6171962B1 (en) * | 1997-12-18 | 2001-01-09 | Advanced Micro Devices, Inc. | Shallow trench isolation formation without planarization mask |
US6187651B1 (en) * | 1998-05-07 | 2001-02-13 | Samsung Electronics Co., Ltd. | Methods of forming trench isolation regions using preferred stress relieving layers and techniques to inhibit the occurrence of voids |
US6190979B1 (en) * | 1999-07-12 | 2001-02-20 | International Business Machines Corporation | Method for fabricating dual workfunction devices on a semiconductor substrate using counter-doping and gapfill |
US6191002B1 (en) * | 1998-04-27 | 2001-02-20 | Nec Corporation | Method of forming trench isolation structure |
US20010006839A1 (en) * | 1999-12-30 | 2001-07-05 | In-Seok Yeo | Method for manufacturing shallow trench isolation in semiconductor device |
US20010006255A1 (en) * | 1998-06-24 | 2001-07-05 | Kwon Dong-Chul | Semiconductor device having improved metal line structure and manufacturing method therefor |
US6265282B1 (en) * | 1998-08-17 | 2001-07-24 | Micron Technology, Inc. | Process for making an isolation structure |
US6300219B1 (en) * | 1999-08-30 | 2001-10-09 | Micron Technology, Inc. | Method of forming trench isolation regions |
US20010041250A1 (en) * | 2000-03-07 | 2001-11-15 | Werkhoven Christian J. | Graded thin films |
US20010046753A1 (en) * | 1997-03-25 | 2001-11-29 | Fernando Gonzalez | Method for forming a self-aligned isolation trench |
US6326282B1 (en) * | 1998-04-16 | 2001-12-04 | Samsung Electronics Co., Ltd. | Method of forming trench isolation in a semiconductor device and structure formed thereby |
US6329266B1 (en) * | 1998-06-16 | 2001-12-11 | Samsung Electronics Co., Ltd. | Methods of forming isolation trenches including damaging a trench isolation mask |
US20020000195A1 (en) * | 2000-04-10 | 2002-01-03 | Won Bang | Concentration profile on demand gas delivery system (individual divert delivery system) |
US20020004284A1 (en) * | 1998-08-25 | 2002-01-10 | Terry Chen | Method for forming a shallow trench isolation structure including a dummy pattern in the wider trench |
US20020018849A1 (en) * | 2000-06-29 | 2002-02-14 | George Steven M. | Method for forming SIO2 by chemical vapor deposition at room temperature |
US6355966B1 (en) * | 2000-03-01 | 2002-03-12 | Micron Technology, Inc. | Methods of forming an integrated circuitry isolation trench, method of forming integrated circuitry, and integrated circuitry |
US6448150B1 (en) * | 1998-01-20 | 2002-09-10 | Nanya Technology Corporation | Method for forming shallow trench isolation in the integrated circuit |
US6455394B1 (en) * | 1998-03-13 | 2002-09-24 | Micron Technology, Inc. | Method for trench isolation by selective deposition of low temperature oxide films |
US6583060B2 (en) * | 2001-07-13 | 2003-06-24 | Micron Technology, Inc. | Dual depth trench isolation |
US6617251B1 (en) * | 2001-06-19 | 2003-09-09 | Lsi Logic Corporation | Method of shallow trench isolation formation and planarization |
US20040032006A1 (en) * | 2002-08-19 | 2004-02-19 | Eun-Jung Yun | Trench structure and method of forming the same |
US20040209484A1 (en) * | 2003-04-21 | 2004-10-21 | Hill Chris W. | Method of depositing a silicon dioxide comprising layer doped with at least one of P, B and Ge |
US20040266153A1 (en) * | 2003-06-26 | 2004-12-30 | Hu Yongjun Jeff | Methods of forming metal silicide |
US20050009368A1 (en) * | 2003-07-07 | 2005-01-13 | Vaartstra Brian A. | Methods of forming a phosphorus doped silicon dioxide comprising layer, and methods of forming trench isolation in the fabrication of integrated circuitry |
US20050054213A1 (en) * | 2003-09-05 | 2005-03-10 | Derderian Garo J. | Methods of depositing a silicon dioxide comprising layer in the fabrication of integrated circuitry, and methods of forming trench isolation in the fabrication of integrated circuitry |
US20050079730A1 (en) * | 2003-10-10 | 2005-04-14 | Infineon Technologies North America Corp. | Trench isolation employing a high aspect ratio trench |
US20050112282A1 (en) * | 2002-03-28 | 2005-05-26 | President And Fellows Of Harvard College | Vapor deposition of silicon dioxide nanolaminates |
US20050142799A1 (en) * | 2003-12-31 | 2005-06-30 | Dongbuanam Semiconductor Inc. | Method for forming STI of semiconductor device |
US7053010B2 (en) * | 2004-03-22 | 2006-05-30 | Micron Technology, Inc. | Methods of depositing silicon dioxide comprising layers in the fabrication of integrated circuitry, methods of forming trench isolation, and methods of forming arrays of memory cells |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US112282A (en) * | 1871-02-28 | In sad and fluting irons | ||
JPH02277253A (en) | 1989-04-18 | 1990-11-13 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
JP3163719B2 (en) | 1992-01-30 | 2001-05-08 | ソニー株式会社 | Method for manufacturing semiconductor device having polishing step |
JPH06334031A (en) | 1993-05-25 | 1994-12-02 | Nec Corp | Element-isolation method for semiconductor device |
JPH08146224A (en) | 1994-11-21 | 1996-06-07 | Kyocera Corp | Liquid crystal display device |
FR2734402B1 (en) * | 1995-05-15 | 1997-07-18 | Brouquet Pierre | PROCESS FOR ELECTRICAL ISOLATION IN MICROELECTRONICS, APPLICABLE TO NARROW CAVITIES, BY DEPOSITION OF OXIDE IN THE VISCOUS STATE AND CORRESPONDING DEVICE |
US5518959A (en) * | 1995-08-24 | 1996-05-21 | Taiwan Semiconductor Manufacturing Company | Method for selectively depositing silicon oxide spacer layers |
US6069055A (en) * | 1996-07-12 | 2000-05-30 | Matsushita Electric Industrial Co., Ltd. | Fabricating method for semiconductor device |
US5903021A (en) | 1997-01-17 | 1999-05-11 | Eastman Kodak Company | Partially pinned photodiode for solid state image sensors |
KR100815009B1 (en) | 2000-09-28 | 2008-03-18 | 프레지던트 앤드 펠로우즈 오브 하바드 칼리지 | Vapor deposition of oxides, silicates, and phosphates |
GB0220066D0 (en) | 2002-08-29 | 2002-10-09 | Clever Stuff Internat Ltd | Method and device for providing direct access to a particular internet website |
-
1999
- 1999-08-30 US US09/385,915 patent/US6300219B1/en not_active Expired - Fee Related
-
2001
- 2001-07-06 US US09/900,117 patent/US20010041420A1/en not_active Abandoned
-
2002
- 2002-08-02 US US10/209,865 patent/US6583028B2/en not_active Expired - Lifetime
- 2002-12-23 US US10/330,881 patent/US6719012B2/en not_active Expired - Lifetime
-
2003
- 2003-10-16 US US10/688,439 patent/US7012010B2/en not_active Expired - Fee Related
-
2005
- 2005-06-29 US US11/170,452 patent/US20050239265A1/en not_active Abandoned
- 2005-06-29 US US11/170,522 patent/US20050239266A1/en not_active Abandoned
Patent Citations (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3809574A (en) * | 1971-07-15 | 1974-05-07 | Rca Corp | Aluminum oxide films for electronic devices |
US3990927A (en) * | 1973-11-23 | 1976-11-09 | Commissariat A L'energie Atomique | Method for isolating the components of an integrated circuit |
US4474975A (en) * | 1983-05-09 | 1984-10-02 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Process for producing tris (N-methylamino) methylsilane |
US5776557A (en) * | 1987-03-18 | 1998-07-07 | Kabushiki Kaisha Toshiba | Method for forming a film on a substrate by activating a reactive gas |
US5156881A (en) * | 1987-03-18 | 1992-10-20 | Kabushiki Kaisha Toshiba | Method for forming a film on a substrate by activating a reactive gas |
US5105253A (en) * | 1988-12-28 | 1992-04-14 | Synergy Semiconductor Corporation | Structure for a substrate tap in a bipolar structure |
US5470798A (en) * | 1990-05-29 | 1995-11-28 | Mitel Corporation | Moisture-free sog process |
US5182221A (en) * | 1990-06-13 | 1993-01-26 | Sony Corporation | Method of filling a recess flat with a material by a bias ECR-CVD process |
US5410176A (en) * | 1991-04-05 | 1995-04-25 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit with planarized shallow trench isolation |
US5923073A (en) * | 1991-07-01 | 1999-07-13 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device and semiconductor device manufactured according to the method |
US5387539A (en) * | 1992-06-18 | 1995-02-07 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing trench isolation |
US5516721A (en) * | 1993-12-23 | 1996-05-14 | International Business Machines Corporation | Isolation structure using liquid phase oxide deposition |
US5604149A (en) * | 1994-03-11 | 1997-02-18 | France Telecom | Method of and device for isolating active areas of a semiconducor substrate by quasi-plane shallow trenches |
US5565376A (en) * | 1994-07-12 | 1996-10-15 | United Microelectronics Corp. | Device isolation technology by liquid phase deposition |
US5895255A (en) * | 1994-11-30 | 1999-04-20 | Kabushiki Kaisha Toshiba | Shallow trench isolation formation with deep trench cap |
US5972773A (en) * | 1995-03-23 | 1999-10-26 | Advanced Micro Devices, Inc. | High quality isolation for high density and high performance integrated circuits |
US5786263A (en) * | 1995-04-04 | 1998-07-28 | Motorola, Inc. | Method for forming a trench isolation structure in an integrated circuit |
US5616513A (en) * | 1995-06-01 | 1997-04-01 | International Business Machines Corporation | Shallow trench isolation with self aligned PSG layer |
US5719085A (en) * | 1995-09-29 | 1998-02-17 | Intel Corporation | Shallow trench isolation technique |
US6051477A (en) * | 1995-11-01 | 2000-04-18 | Hyundai Electronics Industries Co., Ltd. | Method of fabricating semiconductor device |
US5770469A (en) * | 1995-12-29 | 1998-06-23 | Lam Research Corporation | Method for forming semiconductor structure using modulation doped silicate glasses |
US6013583A (en) * | 1996-06-25 | 2000-01-11 | International Business Machines Corporation | Low temperature BPSG deposition process |
US5888880A (en) * | 1996-10-30 | 1999-03-30 | Advanced Micro Devices, Inc. | Trench transistor with localized source/drain regions implanted through selectively grown oxide layer |
US5702977A (en) * | 1997-03-03 | 1997-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Shallow trench isolation method employing self-aligned and planarized trench fill dielectric layer |
US5976949A (en) * | 1997-03-04 | 1999-11-02 | Winbond Electronics Corp. | Method for forming shallow trench isolation |
US5981354A (en) * | 1997-03-12 | 1999-11-09 | Advanced Micro Devices, Inc. | Semiconductor fabrication employing a flowable oxide to enhance planarization in a shallow trench isolation process |
US20010046753A1 (en) * | 1997-03-25 | 2001-11-29 | Fernando Gonzalez | Method for forming a self-aligned isolation trench |
US5863827A (en) * | 1997-06-03 | 1999-01-26 | Texas Instruments Incorporated | Oxide deglaze before sidewall oxidation of mesa or trench |
US5741740A (en) * | 1997-06-12 | 1998-04-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Shallow trench isolation (STI) method employing gap filling silicon oxide dielectric layer |
US5895253A (en) * | 1997-08-22 | 1999-04-20 | Micron Technology, Inc. | Trench isolation for CMOS devices |
US5904540A (en) * | 1997-10-18 | 1999-05-18 | United Microelectronics, Corp. | Method for manufacturing shallow trench isolation |
US5801083A (en) * | 1997-10-20 | 1998-09-01 | Chartered Semiconductor Manufacturing, Ltd. | Use of polymer spacers for the fabrication of shallow trench isolation regions with rounded top corners |
US5883006A (en) * | 1997-12-12 | 1999-03-16 | Kabushiki Kaisha Toshiba | Method for making a semiconductor device using a flowable oxide film |
US6171962B1 (en) * | 1997-12-18 | 2001-01-09 | Advanced Micro Devices, Inc. | Shallow trench isolation formation without planarization mask |
US5930645A (en) * | 1997-12-18 | 1999-07-27 | Advanced Micro Devices, Inc. | Shallow trench isolation formation with reduced polish stop thickness |
US5943585A (en) * | 1997-12-19 | 1999-08-24 | Advanced Micro Devices, Inc. | Trench isolation structure having low K dielectric spacers arranged upon an oxide liner incorporated with nitrogen |
US6448150B1 (en) * | 1998-01-20 | 2002-09-10 | Nanya Technology Corporation | Method for forming shallow trench isolation in the integrated circuit |
US6455394B1 (en) * | 1998-03-13 | 2002-09-24 | Micron Technology, Inc. | Method for trench isolation by selective deposition of low temperature oxide films |
US5998280A (en) * | 1998-03-20 | 1999-12-07 | National Semiconductor Corporation | Modified recessed locos isolation process for deep sub-micron device processes |
US6326282B1 (en) * | 1998-04-16 | 2001-12-04 | Samsung Electronics Co., Ltd. | Method of forming trench isolation in a semiconductor device and structure formed thereby |
US6191002B1 (en) * | 1998-04-27 | 2001-02-20 | Nec Corporation | Method of forming trench isolation structure |
US6033961A (en) * | 1998-04-30 | 2000-03-07 | Hewlett-Packard Company | Isolation trench fabrication process |
US6030881A (en) * | 1998-05-05 | 2000-02-29 | Novellus Systems, Inc. | High throughput chemical vapor deposition process capable of filling high aspect ratio structures |
US6187651B1 (en) * | 1998-05-07 | 2001-02-13 | Samsung Electronics Co., Ltd. | Methods of forming trench isolation regions using preferred stress relieving layers and techniques to inhibit the occurrence of voids |
US6329266B1 (en) * | 1998-06-16 | 2001-12-11 | Samsung Electronics Co., Ltd. | Methods of forming isolation trenches including damaging a trench isolation mask |
US20010006255A1 (en) * | 1998-06-24 | 2001-07-05 | Kwon Dong-Chul | Semiconductor device having improved metal line structure and manufacturing method therefor |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US6265282B1 (en) * | 1998-08-17 | 2001-07-24 | Micron Technology, Inc. | Process for making an isolation structure |
US20020004284A1 (en) * | 1998-08-25 | 2002-01-10 | Terry Chen | Method for forming a shallow trench isolation structure including a dummy pattern in the wider trench |
US5930646A (en) * | 1998-10-09 | 1999-07-27 | Chartered Semiconductor Manufacturing, Ltd. | Method of shallow trench isolation |
US5960299A (en) * | 1998-10-28 | 1999-09-28 | United Microelectronics Corp. | Method of fabricating a shallow-trench isolation structure in integrated circuit |
US6156674A (en) * | 1998-11-25 | 2000-12-05 | Micron Technology, Inc. | Semiconductor processing methods of forming insulative materials |
US5950094A (en) * | 1999-02-18 | 1999-09-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating fully dielectric isolated silicon (FDIS) |
US6090675A (en) * | 1999-04-02 | 2000-07-18 | Taiwan Semiconductor Manufacturing Company | Formation of dielectric layer employing high ozone:tetraethyl-ortho-silicate ratios during chemical vapor deposition |
US6190979B1 (en) * | 1999-07-12 | 2001-02-20 | International Business Machines Corporation | Method for fabricating dual workfunction devices on a semiconductor substrate using counter-doping and gapfill |
US20040082181A1 (en) * | 1999-08-30 | 2004-04-29 | Doan Trung Tri | Methods of forming trench isolation regions |
US6300219B1 (en) * | 1999-08-30 | 2001-10-09 | Micron Technology, Inc. | Method of forming trench isolation regions |
US6719012B2 (en) * | 1999-08-30 | 2004-04-13 | Micron Technology, Inc. | Method of forming trench isolation regions |
US20010006839A1 (en) * | 1999-12-30 | 2001-07-05 | In-Seok Yeo | Method for manufacturing shallow trench isolation in semiconductor device |
US6355966B1 (en) * | 2000-03-01 | 2002-03-12 | Micron Technology, Inc. | Methods of forming an integrated circuitry isolation trench, method of forming integrated circuitry, and integrated circuitry |
US6534395B2 (en) * | 2000-03-07 | 2003-03-18 | Asm Microchemistry Oy | Method of forming graded thin films using alternating pulses of vapor phase reactants |
US20030129826A1 (en) * | 2000-03-07 | 2003-07-10 | Werkhoven Christiaan J. | Graded thin films |
US20010041250A1 (en) * | 2000-03-07 | 2001-11-15 | Werkhoven Christian J. | Graded thin films |
US20030032281A1 (en) * | 2000-03-07 | 2003-02-13 | Werkhoven Christiaan J. | Graded thin films |
US6933225B2 (en) * | 2000-03-07 | 2005-08-23 | Asm International N.V. | Graded thin films |
US20020000195A1 (en) * | 2000-04-10 | 2002-01-03 | Won Bang | Concentration profile on demand gas delivery system (individual divert delivery system) |
US20020018849A1 (en) * | 2000-06-29 | 2002-02-14 | George Steven M. | Method for forming SIO2 by chemical vapor deposition at room temperature |
US6617251B1 (en) * | 2001-06-19 | 2003-09-09 | Lsi Logic Corporation | Method of shallow trench isolation formation and planarization |
US6583060B2 (en) * | 2001-07-13 | 2003-06-24 | Micron Technology, Inc. | Dual depth trench isolation |
US20050112282A1 (en) * | 2002-03-28 | 2005-05-26 | President And Fellows Of Harvard College | Vapor deposition of silicon dioxide nanolaminates |
US20040032006A1 (en) * | 2002-08-19 | 2004-02-19 | Eun-Jung Yun | Trench structure and method of forming the same |
US20040209484A1 (en) * | 2003-04-21 | 2004-10-21 | Hill Chris W. | Method of depositing a silicon dioxide comprising layer doped with at least one of P, B and Ge |
US6930058B2 (en) * | 2003-04-21 | 2005-08-16 | Micron Technology, Inc. | Method of depositing a silicon dioxide comprising layer doped with at least one of P, B and Ge |
US20040266153A1 (en) * | 2003-06-26 | 2004-12-30 | Hu Yongjun Jeff | Methods of forming metal silicide |
US20050009368A1 (en) * | 2003-07-07 | 2005-01-13 | Vaartstra Brian A. | Methods of forming a phosphorus doped silicon dioxide comprising layer, and methods of forming trench isolation in the fabrication of integrated circuitry |
US20050124171A1 (en) * | 2003-07-07 | 2005-06-09 | Vaartstra Brian A. | Method of forming trench isolation in the fabrication of integrated circuitry |
US20050054213A1 (en) * | 2003-09-05 | 2005-03-10 | Derderian Garo J. | Methods of depositing a silicon dioxide comprising layer in the fabrication of integrated circuitry, and methods of forming trench isolation in the fabrication of integrated circuitry |
US20050079730A1 (en) * | 2003-10-10 | 2005-04-14 | Infineon Technologies North America Corp. | Trench isolation employing a high aspect ratio trench |
US20050142799A1 (en) * | 2003-12-31 | 2005-06-30 | Dongbuanam Semiconductor Inc. | Method for forming STI of semiconductor device |
US7053010B2 (en) * | 2004-03-22 | 2006-05-30 | Micron Technology, Inc. | Methods of depositing silicon dioxide comprising layers in the fabrication of integrated circuitry, methods of forming trench isolation, and methods of forming arrays of memory cells |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120223378A1 (en) * | 2011-03-03 | 2012-09-06 | Imec | Floating Gate Semiconductor Memory Device and Method for Producing Such a Device |
US8652902B2 (en) * | 2011-03-03 | 2014-02-18 | Imec | Floating gate semiconductor memory device and method for producing such a device |
Also Published As
Publication number | Publication date |
---|---|
US20030092241A1 (en) | 2003-05-15 |
US20050239266A1 (en) | 2005-10-27 |
US7012010B2 (en) | 2006-03-14 |
US6719012B2 (en) | 2004-04-13 |
US20040082181A1 (en) | 2004-04-29 |
US20020192925A1 (en) | 2002-12-19 |
US20010041420A1 (en) | 2001-11-15 |
US6300219B1 (en) | 2001-10-09 |
US6583028B2 (en) | 2003-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6300219B1 (en) | Method of forming trench isolation regions | |
KR100788183B1 (en) | Ozone post-deposition treatment to remove carbon in a flowable oxide film | |
US7205248B2 (en) | Method of eliminating residual carbon from flowable oxide fill | |
US6271153B1 (en) | Semiconductor processing method and trench isolation method | |
US7902037B2 (en) | Isolation structure in memory device and method for fabricating the same | |
US6809004B2 (en) | Method of forming a shallow trench isolation | |
US7883986B2 (en) | Methods of forming trench isolation and methods of forming arrays of FLASH memory cells | |
KR100477810B1 (en) | Fabricating method of semiconductor device adopting nf3 high density plasma oxide layer | |
KR20030043445A (en) | Method For Shallow Trench Isolation Of Semiconductor Devices | |
US6548426B1 (en) | Method for improving a quality of dielectric layer and semiconductor device | |
US6737328B1 (en) | Methods of forming silicon dioxide layers, and methods of forming trench isolation regions | |
US6861333B2 (en) | Method of reducing trench aspect ratio | |
KR20020010816A (en) | Method of forming contact in semiconductor device | |
KR100924544B1 (en) | Method for forming isolation layer of semiconductor device | |
KR20050003009A (en) | Method for forming trench type isolation layer in semiconductor device | |
KR20020002161A (en) | Method for forming isolation layer of semiconductor device | |
KR20080002505A (en) | Method for forming isolation layer of semiconductor device | |
KR20080013269A (en) | Method for forming thin flim for use in fabricating semiconductor device | |
KR20090056676A (en) | Method for fabricating isolation layer in semiconductor device | |
KR20060123813A (en) | Apparatus for forming of device isolation in a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |