US20050282295A1 - Mtj stack with crystallization inhibiting layer - Google Patents
Mtj stack with crystallization inhibiting layer Download PDFInfo
- Publication number
- US20050282295A1 US20050282295A1 US10/870,780 US87078004A US2005282295A1 US 20050282295 A1 US20050282295 A1 US 20050282295A1 US 87078004 A US87078004 A US 87078004A US 2005282295 A1 US2005282295 A1 US 2005282295A1
- Authority
- US
- United States
- Prior art keywords
- layer
- magnetic
- depositing
- crystallization inhibiting
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
Definitions
- the present invention relates generally to the fabrication of semiconductor devices, and more particularly to the fabrication of magnetic memory devices.
- DRAM dynamic random access memory
- flash memory flash memory
- MRAM magnetic random access memory
- conductive lines wordlines and bitlines
- MTJ magnetic tunnel junction
- a current flowing through the other conductive line induces the magnetic field and can partially turn the magnetic polarity, also.
- Digital information represented as a “0” or “1,” is storable in the alignment of magnetic moments.
- the resistance of the magnetic memory cell depends on the moment's alignment.
- the stored state is read from the magnetic memory cell by detecting the component's resistive state.
- MRAM devices are typically arranged in an array of rows and columns and the wordlines and bitlines are activated to access each individual memory cell.
- a cross-point MRAM array current is run through the wordlines and bitlines to select a particular memory cell.
- FET field effect transistor
- each MTJ is disposed proximate a FET, and the FET for each MTJ is used to select a particular memory cell in the array.
- an electrode is typically formed between the MTJ and the FET to make electrical contact between the MTJ and the FET.
- MRAM devices are non-volatile.
- a personal computer (PC) utilizing MRAM devices would not have a long “boot-up” time as with conventional PCs that utilize DRAM devices.
- an MRAM device does not need to be continually powered to “remember” the stored data. Therefore, it is expected that MRAM devices will replace flash memory, DRAM and static random access memory devices (SRAM) devices in electronic applications where a memory device is needed.
- SRAM static random access memory devices
- MRAM devices operate differently than traditional memory devices and because they are relatively new, they introduce design and manufacturing challenges. For example, improved methods of forming resistive memory elements are needed.
- Embodiments of the present invention provide novel methods of forming a magnetic stack and fabricating magnetic memory cells of an MRAM device.
- Embodiments of the present invention provide methods of forming a magnetic stack of magnetic memory devices and structures thereof having improved thermal stability, by disposing an amorphous material having a higher crystallization temperature than the crystallization temperature of the free layer over the free layer of a resistive memory element.
- a method of manufacturing a magnetic stack of a resistive memory device over a workpiece includes depositing a first magnetic material layer over the workpiece, depositing a tunnel insulator over the first magnetic material layer, depositing a second magnetic material layer over the tunnel insulator, and depositing a crystallization inhibiting layer over the second magnetic material layer.
- the crystallization inhibiting layer comprises a material selected from the group consisting of: materials of the form MSiN, wherein M is a metal; TaCo; TiPN 2 ; W 85 Si 15 ; IrTa; and TaRu.
- a magnetic stack of a resistive memory device includes a first magnetic material layer, a tunnel insulator disposed over the first magnetic material layer, a second magnetic material layer disposed over the tunnel insulator, and a crystallization inhibiting layer disposed over the second magnetic material layer.
- the crystallization inhibiting layer comprises a material selected from the group consisting of: materials of the form MSiN, wherein M is a metal; TaCo; TiPN 2 ; W 85 Si 15 ; IrTa; and TaRu.
- Advantages of preferred embodiments of the present invention include providing a resistive memory element and method of manufacture thereof having improved thermal stability, improved coercitivity H c , and CMOS compatibility.
- the crystallization inhibiting layer advantageously may also function as a diffusion barrier.
- FIG. 1 illustrates a perspective view of a prior art MRAM array
- FIG. 2 shows a cross-sectional view of a less preferred embodiment of a magnetic stack structure for a resistive memory element
- FIG. 3 illustrates in cross-section a magnetic stack structure for a resistive memory element according to an embodiment of the present invention, having a crystallization inhibiting layer formed over the free layer of the magnetic stack, wherein the crystallization inhibiting layer comprises a material that is amorphous and has a higher crystallization temperature than the underlying free layer;
- FIG. 4 shows a cross-sectional view of an embodiment of the invention implemented in a FET MRAM array
- FIG. 5 shows a cross-sectional view of an embodiment of the invention implemented in a crosspoint MRAM array
- FIGS. 6 and 7 show Kerr loop graphs of magnetic stacks in a less preferred embodiment after an anneal at 400 degrees C.
- FIGS. 8 and 9 show Kerr loop graphs of magnetic stacks including the novel crystallization inhibiting layer disposed over the free layer of a magnetic stack in accordance with an embodiment of the present invention, after an anneal at 400 degrees C.
- the present invention will be described with respect to preferred embodiments in a specific context, namely a magnetic stack implemented in an MRAM array. Embodiments of the present invention may also be applied, however, to other resistive memory device applications, magnetic memory cell designs, and magnetic semiconductor device applications, as examples. The present invention is particularly beneficial when implemented in the manufacture of FET and crosspoint MRAM arrays, as examples.
- FIG. 1 illustrates a perspective view of a prior art crosspoint MRAM 100 device having bitlines 112 located substantially perpendicular to wordlines 122 in adjacent metallization layers.
- Magnetic stacks 114 are positioned between the bitlines 112 and wordlines 122 adjacent and electrically coupled to bitlines 112 and wordlines 122 .
- the magnetic stacks 114 are also referred to herein as resistive memory elements or MTJ's.
- a typical manufacturing process for the MRAM device 100 of FIG. 1 will next be described.
- a workpiece (not shown) is provided, typically comprising silicon oxide over silicon single-crystal silicon, for example.
- the workpiece may include other conductive layers or other semiconductor elements, e.g., transistors, diodes, etc.
- Compound semiconductors such as GaAs, InP, Si/Ge, and SiC may be used in place of silicon, for example.
- a first inter-level dielectric layer (not shown) is deposited over the workpiece.
- the inter-level dielectric may comprise silicon dioxide, for example.
- the inter-level dielectric layer is patterned, for example, for vias, and etched.
- the vias may be filled with a metal such as copper, tungsten or other metals, for example.
- a metallization layer e.g., an M2 layer comprising aluminum or copper, is formed next. If copper is used for the first conductive lines 112 , typically a damascene process is used to form the first conductive lines 112 .
- a dielectric not shown, is deposited over inter-level dielectric layer and vias. The dielectric layer is patterned and etched, and the trenches are filled with conductive material to form the first conductive lines 112 in the M2 layer.
- the first conductive lines 112 may be formed using a subtractive etch process, and a dielectric material may be disposed between the first conductive lines 112 .
- the magnetic stack 114 typically comprises a first magnetic layer 116 including one or more magnetic layers.
- the first magnetic layer 116 may comprise a plurality of layers of materials such as PtMn, NiMn, IrMn, FeMn, CoFe, Ru, Al, and NiFe, as examples, although alternatively, other materials may be used for the first magnetic layer 116 , for example.
- the first magnetic layer 116 is also referred to as a hard layer or a pinned layer because its magnetic orientation is fixed.
- the magnetic stack 114 also includes a thin dielectric layer 118 comprising Al x O y , e.g., Al 2 O 3 , for example, deposited over the first magnetic layer 116 , although alternatively, the dielectric layer 118 may comprise other insulating materials.
- the dielectric layer 118 is often referred to as a tunnel layer, tunnel junction, or barrier layer.
- the magnetic stack 114 also includes a second magnetic layer 120 comprising similar materials as the first magnetic layer 116 .
- the second magnetic layer 116 is often referred to as the soft layer or free layer because its magnetic orientation is changed depending on the desired logic state of the magnetic memory cell.
- the first magnetic layer 116 , dielectric layer 118 and second magnetic layer 120 are patterned to form a plurality of MTJ's 110 , with each MTJ 110 being disposed over a first conductive line 112 .
- the patterned magnetic stacks 114 or MTJ's 110 are typically substantially rectangular or oval in shape, as shown.
- the MTJ's 110 comprise resistive memory elements, and the terms “MTJ” and “resistive memory element” are used interchangeably herein.
- a plurality of second conductive lines 122 is formed over the MTJ's 110 .
- the second conductive lines 122 may be formed within an M3 layer, for example, and are positioned in a different direction than the first conductive lines 112 . If the second conductive lines 122 comprise copper, again, a damascene process is typically used to form them.
- a dielectric layer (not shown) is deposited over the MTJ's 110 . The dielectric layer is patterned and etched with trenches that will be filled with a conductive material to form the second conductive lines 122 . Alternatively, a non-damascene process may be used to form the first and second conductive lines 112 and 122 .
- Conductive lines 112 and 122 may function as the wordlines and bitlines of the MRAM array 100 , as examples.
- the order of the magnetic stack 114 layers may be reversed, e.g., the pinned layer 116 may be on the top of or above the insulating layer 118 , and the free layer 120 may be on the bottom of or below the insulating layer 118 .
- the wordlines 112 and bitlines 122 may be disposed either above or below the magnetic stack layers 114 .
- information is stored in the free layer 120 of the MTJ's 110 .
- the magnetization of one ferromagnetic layer or information layer e.g., the free layer 120
- a second magnetic layer or reference layer e.g., the pinned layer 116 .
- the information is detectable due to the fact that the resistance of a parallel element is different than an anti-parallel element. Switching from a parallel to an anti-parallel state, and vice versa, may be accomplished by running current, often referred to as the switching current, through both conductive lines 112 and 122 , and from the pinned layer 116 to the free layer 120 , or vice versa.
- the switching current induces a magnetic field at the location of the MTJ memory element 110 large enough to change the magnetization of the information layer or free layer 120 .
- Tunneling current is current run through the element that is used for reading the resistive state.
- FIG. 2 A more detailed cross-sectional view of a less-preferred embodiment of a magnetic stack 214 for an MRAM device is shown in FIG. 2 .
- the magnetic stack 214 includes an optional pinning layer 238 disposed over a first insulating layer and first conductive lines (not shown in FIG. 2 ; refer to FIG. 1 ).
- the optional pinning layer 238 comprises a bottom electrode 230 and an antiferromagnetic layer 236 disposed over the bottom electrode 230 , as shown.
- the bottom electrode 230 typically comprises a first layer 232 comprising a conductive material such as TaN, and a second layer 234 comprising a conductive material such as Ta deposited over the first layer 232 .
- the antiferromagnetic layer 236 preferably comprises a Mn-containing material such as PtMn or IrMn deposited over the bottom electrode 230 .
- the first layer 232 of the bottom electrode 230 may comprise a thickness of about 50 to 100 Angstroms
- the second layer 234 of the bottom electrode 230 may comprise a thickness of about 50 to 100 Angstroms
- the PtMn layer may comprise a thickness of about 125 to 300 Angstroms, as examples, although alternatively, layers 232 , 234 and 236 may comprise other dimensions, for example.
- the bottom electrode 230 may function as a seed layer for the antiferromagnetic layer 236 .
- the bottom electrode 230 may also function to connect the bottom magnetic layer 216 of the resistive memory cell formed by a patterned magnetic stack 214 to an underlying wordline or access FET, for example (not shown in FIG. 2 ; see FIG. 4 ).
- the pinning layer 238 functions as a pinning layer for the fixed layer 240 of the magnetic stack 214 , by increasing the coercive field of the fixed layer 216 , and also may function as a bottom electrode to electrically connect the free layer 240 to an underlying first conductive line, e.g., by a via, to be described further herein with reference to FIG. 4 .
- the optional pinning layer 238 is used, in order to make electrical contact to underlying access FETs and other electrical components.
- a pinning layer 238 may not be required in the magnetic stack 214 , but rather, the first magnetic material layer 216 may be formed directly over an underlying wordline or bitline (such as conductive line 112 shown in FIG. 1 ).
- a first magnetic material layer 216 is formed over the pinning layer 238 (or over an underlying first insulating layer, if a pinning layer 238 is not used), as shown in FIG. 2 .
- the first magnetic material layer 216 is also referred to herein as a fixed layer 216 because its magnetic orientation is fixed by the pinning layer 238 .
- the fixed layer 216 is often referred to in the art as a pinned layer, for example.
- the fixed layer 216 may include a first magnetic layer 240 deposited over the pinning layer 238 , a thin spacer layer 242 deposited over the first magnetic layer 240 , and a second magnetic layer 244 deposited over the thin spacer layer 242 .
- the fixed layer 216 may comprise two magnetic layers 240 and 244 comprising a material such as NiFe or CoFe having a thickness of about 30 Angstroms each, that sandwich a non-magnetic spacer material 242 such as Ru having a thickness of about 10 Angstroms, as examples.
- the non-magnetic spacer material 242 anti-couples the two magnetic layers 240 and 244 of the fixed layer 216 .
- the fixed layer 216 may alternatively comprise a single magnetic layer or a plurality of magnetic layers (not shown in FIG. 2 ; see FIG. 5 ).
- the fixed layer 216 may comprise a single layer of magnetic material such as NiFe or CoFe having a thickness of about 30 Angstroms.
- a tunnel insulator 218 is formed over the first magnetic material layer 216 .
- the tunnel insulator 218 may comprise about 10 to 15 Angstroms or less of an insulator such as Al x O y , for example, although alternatively, other insulating materials may be used for the tunnel insulator 218 .
- the tunnel insulator 218 is also referred to as a tunnel barrier or a tunnel junction.
- a second magnetic material layer 220 is deposited over the tunnel insulator 218 .
- the second magnetic material layer 220 may comprise a single magnetic layer as shown in FIG. 2 , or alternatively, the second magnetic material layer 220 may comprise a plurality of magnetic layers (not shown).
- the second magnetic material layer 220 may comprise two magnetic layers comprising a material such as NiFe or CoFe having a thickness of about 30 Angstroms each, that sandwich a non-magnetic spacer material such as Ru having a thickness of about 10 Angstroms, as examples, as described for the first magnetic material layer 216 (not shown in FIG. 2 ; see FIG. 5 ).
- the first magnetic material layer 216 and the second magnetic material layer 220 may comprise one or more magnetic material layers comprising CoFe, NiFe, CoFeB or other magnetic materials, as examples, although alternatively, the first magnetic material layer 216 and the second magnetic material layer 220 may comprise other materials.
- the second magnetic material layer 220 is also referred to herein as a free layer 220 because the magnetic polarization direction may rotate depending on the magnetic field, which is how information is written to or stored in a resistive memory cell of an MRAM device.
- the optional pinning layer 238 , the fixed layer 216 , the tunnel insulator 218 , and the free layer 220 of the magnetic stack 214 are often collectively referred to as a magnetic tunnel junction (MTJ) or resistive memory element.
- MTJ magnetic tunnel junction
- a top electrode material 246 is deposited over the free layer 220 , as shown.
- the top electrode material 246 may comprise a first hard mask comprising a conductive material.
- the top electrode material 246 may comprise a metal such as TiN, and may alternatively comprise TaN, Ta, Ti, Pt, PtMn, Ru, IrMn, or Al, as examples, although the top electrode material 246 may also comprise other materials.
- the top electrode material 246 may be patterned, using a photoresist as a mask, for example, using lithography techniques, and the top electrode material 246 may be used as a mask to pattern one or more underlying material layers 220 , 218 , 216 and 238 , for example.
- a second hard mask may be used to pattern the pinning layer 238 , for example (not shown: see U.S. Pat. No. 6,713,802 entitled “Magnetic Tunnel Junction Patterning Using SiC or SiN,” issued on Mar. 30, 2004 to Lee, which is incorporated herein by reference.)
- Second conductive lines such as conductive lines 122 shown in FIG. 1 may be formed over the top electrode material 246 in a later manufacturing step, to make electrical contact to the top electrode material 246 , not shown.
- a problem with the magnetic stack 214 shown in FIG. 2 is that at high temperatures, the magnetic properties of the free layer 220 deteriorate, resulting in decreased performance and in some cases, loss of the ability to store information in a resistive memory cell.
- CoFeB is used for the material of the free layer 220 , CoFeB crystallizes at about 375 degrees C., which is a relatively low temperature.
- the free layer 220 may include a top layer or cap layer (not shown) of about 100 Angstroms of Ta or TaN, for example, to protect the free layer 220 during the patterning process and to function as a diffusion barrier.
- this top layer is not amorphous, but rather, is typically crystalline, and does not improve the thermal stability of the magnetic stack 214 .
- the material of the top layer may interdiffuse into the free layer 220 and/or induce crystallization of the free layer 220 , thus resulting in the loss of magnetoresistance, an increase in the coercivity H c of the free layer 220 , and deterioration of the magnetic properties of the magnetic stack 214 .
- material from layers above the top layer of the free layer 220 e.g., from conductive lines 122 shown in FIG. 1 ) may diffuse along grain boundaries of the top layer into the free layer 220 .
- Embodiments of the present invention achieve technical advantages by forming a crystallization inhibiting layer 350 over the free layer 320 of a magnetic material stack 314 , as shown in FIG. 3 , wherein the crystallization inhibiting layer 350 comprises a material that crystallizes at a temperature higher than the temperature the free layer 320 crystallizes at.
- the crystallization inhibiting layer 350 improves the performance of the free layer 320 by increasing the thermal stability of the resistive memory cell.
- FIG. 3 A cross-sectional view of a preferred embodiment of the present invention is shown in FIG. 3 .
- the magnetic stack 314 includes a crystallization inhibiting layer 350 formed over the second magnetic material layer 320 , as shown.
- the crystallization inhibiting layer 350 is preferably formed over the second magnetic material layer 320 before the magnetic stack 314 is patterned.
- the crystallization inhibiting layer 350 is preferably formed over the second magnetic material layer 320 before the hard mask 346 is deposited.
- the term “magnetic stack” may refer only to the fixed layer 316 , tunnel insulator 318 , free layer 320 and the crystallization inhibiting layer 350 , as shown in phantom at 314 a.
- the term magnetic stack 314 may also include the antiferromagnetic layer 336 , as shown in phantom at 314 b.
- the term magnetic stack 314 may further include the bottom electrode 330 , as shown in phantom at 314 c, for example.
- a portion of the bottom electrode 330 e.g., layer 334 may be considered a part of the magnetic stack 314 , while portion 332 may not be considered a part of the magnetic stack 314 , for example.
- the crystallization inhibiting layer 350 preferably comprises an amorphous material that crystallizes at a temperature higher than the temperature the free layer 320 crystallizes at, in accordance with embodiments of the present invention.
- the crystallization inhibiting layer 350 is conductive so that electrical connection is made between the top electrode 346 and the free layer 320 .
- the crystallization inhibiting layer 350 may comprise insulating materials, if the crystallization inhibiting layer 350 is very thin, e.g., a few Angstroms thick.
- M may comprise other metals, for example.
- Such metals of the form MSiN are amorphous within a wide range of compositions and crystallize generally above 600 degrees C.
- the crystallization inhibiting layer 350 comprises TaSiN
- TaSiN is amorphous if the ratio of Ta:Si ⁇ 3, regardless of the N concentration. Crystallization of TaSiN does not occur below about 900 degrees C., for example.
- a crystallization inhibiting layer 350 comprising TaSiN substantially improves the thermal stability of the magnetic stack 314 of a resistive memory cell.
- the crystallization inhibiting layer 350 preferably comprises TaCo, which crystallizes at about 600 degrees C., for example.
- the crystallization inhibiting layer 350 preferably comprises TiPN 2 , W 85 Si 15 , or IrTa, as examples.
- the crystallization inhibiting layer 350 preferably comprises TaRu.
- the crystallization inhibiting layer 350 preferably comprises a thickness of about 200 Angstroms or less, e.g., about 10 to 200 Angstroms.
- the crystallization inhibiting layer 350 preferably crystallizes at a temperature of greater than about 375 degrees C., in one embodiment. In another embodiment, the crystallization inhibiting layer 350 crystallizes at a temperature of greater than about 400 to 450 degrees C., for example. Alternatively, the crystallization inhibiting layer 350 crystallizes at other temperatures, for example.
- the crystallization inhibiting layer 350 crystallizes at a first temperature
- the second magnetic material layer 320 crystallizes at a second temperature, wherein the first temperature is higher than the second temperature.
- the crystallization inhibiting layer 350 comprises Al x O y .
- the thickness of the crystallization inhibiting layer 350 is thinner, e.g., between about 5 and 20 Angstroms, to allow significant tunneling current.
- the resistance of the crystallization inhibiting layer 350 is less than the resistance of the tunnel barrier 318 , to avoid loss of magnetoresistance due to series resistance, and to optimize the performance of the resistive memory cell.
- Al x O y is a material that is amorphous and crystallizes at a temperature greater than the temperature at which the free layer 320 crystallizes.
- the crystallization inhibiting layer 350 may be deposited using physical vapor deposition (PVD), ion beam deposition, or a sputter deposition, as examples. Alternatively, the crystallization inhibiting layer 350 may be deposited using other deposition methods. Amorphous materials used for diffusion barriers in copper technology that have a crystallization temperature higher than the temperature of the material of the free layer 320 may also be used for the crystallization inhibiting layer 350 , for example.
- the crystallization inhibiting layer 350 is amorphous and crystallizes at a higher temperature than the temperature the free layer 320 material crystallizes at, the crystallization inhibiting layer 350 prevents the free layer 320 from crystallizing when the magnetic stack 314 is heated.
- a resistive memory cell formed from the magnetic stack 314 has a tunnel junction that has increased thermal stability.
- the free layer 320 is sandwiched by two amorphous material layers 350 and 318 , which further improves the thermal stability of the magnetic stack 314 .
- Embodiments of the present invention have useful application in both FET MRAM arrays and crosspoint MRAM arrays.
- a cross-sectional view of a semiconductor device 400 comprising a magnetic stack 414 described herein implemented in a FET MRAM array is shown in FIG. 4 .
- like numerals are preferably used for the various elements in FIG. 4 as were described with reference to FIGS. 1 through 3 , and to avoid repetition, each reference number shown in FIG. 4 is not necessarily described again in detail herein.
- the magnetic stack 414 includes the crystallization inhibiting layer 450 disposed over the free layer 420 , as shown. At least a portion of the pinning layer 438 (e.g., such as the bottom electrode 330 shown in FIG. 3 ; not shown in FIG. 4 ) functions as a strap to electrically couple the fixed layer 416 to via 406 b formed in insulating layer 404 b.
- the via 406 b is coupled to a conductive line 412 formed in insulating layer 404 a, as shown.
- the conductive line 412 is connected by via 406 a to a FET 408 comprising a source S, drain D, gate oxide 409 and gate G formed over and within the workpiece 402 .
- a conductive line 422 is disposed over and abutting the top electrode 446 .
- a plurality of resistive memory elements (not shown) comprised of patterned magnetic stacks 414 may be disposed in an array on a single semiconductor device, for example.
- FIG. 5 An embodiment of the present invention implemented in a crosspoint MRAM array is shown in FIG. 5 in a cross-sectional view. Again, like numerals are preferably used for the various elements in FIG. 5 as were described with reference to FIGS. 1 through 4 , and to avoid repetition, each reference number shown in FIG. 5 is not necessarily described again in detail herein.
- the free layer 520 comprises two magnetic layers 560 and 564 comprising a material such as NiFe or CoFe having a thickness of about 30 Angstroms each, that sandwich a non-magnetic spacer material 562 such as Ru having a thickness of about 10 Angstroms, as examples.
- the non-magnetic spacer material 562 couples the two magnetic layers 560 and 564 of the free layer 520 .
- the free layer 520 may alternatively comprise a single magnetic layer or a plurality of magnetic layers, as shown in FIGS. 3 and 4 .
- the fixed layer 512 comprises a single magnetic layer or a plurality of magnetic layers, although alternatively the fixed layer 512 may comprise a sandwich as shown in FIG. 3 .
- a plurality of resistive memory elements may be formed from the material stack 514 shown, with the resistive memory elements being separate from one another by insulating material 504 disposed over the workpiece 502 , as shown.
- An optional cap layer 570 may be disposed over the crystallization inhibiting layer 550 , as shown, wherein the cap layer 570 comprises about 50 Angstroms or less of Ta, TaN, TiN, Ti, or combinations thereof, as examples.
- the optional cap layer 570 may also be used in the embodiments shown in FIGS. 3 and 4 , for example.
- FIGS. 6 and 7 show Kerr loop graphs in the easy axis direction of magnetic stacks after an anneal at 400 degrees C., for the less preferred magnetic stack shown in FIG. 2 .
- FIGS. 8 and 9 show Kerr loop graphs for a magnetic stack comprising the same materials, yet having an amorphous crystallization inhibiting layer comprising Al x O y disposed over the free layer. A different scale is observed for the minor loop, indicating very high H c for the less preferred magnetic stack of FIG. 2 .
- the sample with the crystallization inhibiting layer in accordance with embodiments of the present invention in FIGS. 8 and 9 does not show any changes in the magnetic properties after the anneal, and thus allows a controlled design of the magnetic properties in the magnetic stack.
- Advantages of embodiments of the invention include improving the thermal stability of resistive memory elements and magnetic stacks of an MRAM device.
- the crystallization inhibiting layer 350 , 450 , and 550 described herein prevents the free layer 320 , 420 , and 520 , respectively of magnetic stacks 314 , 414 , and 514 from crystallizing when subjected to high temperatures, thus providing improved thermal stability for resistive memory elements of an MRAM memory device.
- a resistive memory device that is thermally stabile at temperatures of at least 400 degrees C. may be manufactured using the novel crystallization inhibiting layer 350 , 450 , and 550 of the present invention, for example.
- the crystallization inhibiting layers 350 , 450 , and 550 described herein also function as a diffusion barrier, for example. MRAM devices with improved H c and CMOS compatibility advantageously result from embodiments of the present invention.
Abstract
Description
- The present invention relates generally to the fabrication of semiconductor devices, and more particularly to the fabrication of magnetic memory devices.
- Semiconductors are used in integrated circuits for electronic applications, including radios, televisions, cell phones, and personal computing devices, as examples. One type of semiconductor device is a semiconductor storage device, such as a dynamic random access memory (DRAM) and flash memory, which use a charge to store information.
- A recent development in semiconductor memory devices involves spin electronics, which combines semiconductor technology and magnetics. The spin of electrons, rather than the charge, is used to indicate the presence of binary states “1” and “0.” One such spin electronic device is a magnetic random access memory (MRAM) device which includes conductive lines (wordlines and bitlines) positioned in a different direction, e.g., perpendicular to one another in different metal layers, the conductive lines sandwiching a magnetic stack or magnetic tunnel junction (MTJ), which functions as a magnetic memory cell. A current flowing through one of the conductive lines generates a magnetic field around the conductive line and orients the magnetic polarity into a certain direction along the wire or conductive line. A current flowing through the other conductive line induces the magnetic field and can partially turn the magnetic polarity, also. Digital information, represented as a “0” or “1,” is storable in the alignment of magnetic moments. The resistance of the magnetic memory cell depends on the moment's alignment. The stored state is read from the magnetic memory cell by detecting the component's resistive state.
- MRAM devices are typically arranged in an array of rows and columns and the wordlines and bitlines are activated to access each individual memory cell. In a cross-point MRAM array, current is run through the wordlines and bitlines to select a particular memory cell. In a field effect transistor (FET) array, each MTJ is disposed proximate a FET, and the FET for each MTJ is used to select a particular memory cell in the array. In a FET array, an electrode is typically formed between the MTJ and the FET to make electrical contact between the MTJ and the FET.
- An advantage of MRAM devices compared to traditional semiconductor memory devices such as dynamic random access memory (DRAM) devices is that MRAM devices are non-volatile. For example, a personal computer (PC) utilizing MRAM devices would not have a long “boot-up” time as with conventional PCs that utilize DRAM devices. Also, an MRAM device does not need to be continually powered to “remember” the stored data. Therefore, it is expected that MRAM devices will replace flash memory, DRAM and static random access memory devices (SRAM) devices in electronic applications where a memory device is needed.
- Because MRAM devices operate differently than traditional memory devices and because they are relatively new, they introduce design and manufacturing challenges. For example, improved methods of forming resistive memory elements are needed.
- Embodiments of the present invention provide novel methods of forming a magnetic stack and fabricating magnetic memory cells of an MRAM device. Embodiments of the present invention provide methods of forming a magnetic stack of magnetic memory devices and structures thereof having improved thermal stability, by disposing an amorphous material having a higher crystallization temperature than the crystallization temperature of the free layer over the free layer of a resistive memory element.
- In accordance with a preferred embodiment of the present invention, a method of manufacturing a magnetic stack of a resistive memory device over a workpiece includes depositing a first magnetic material layer over the workpiece, depositing a tunnel insulator over the first magnetic material layer, depositing a second magnetic material layer over the tunnel insulator, and depositing a crystallization inhibiting layer over the second magnetic material layer. The crystallization inhibiting layer comprises a material selected from the group consisting of: materials of the form MSiN, wherein M is a metal; TaCo; TiPN2; W85Si15; IrTa; and TaRu.
- In accordance with another preferred embodiment of the present invention, a magnetic stack of a resistive memory device includes a first magnetic material layer, a tunnel insulator disposed over the first magnetic material layer, a second magnetic material layer disposed over the tunnel insulator, and a crystallization inhibiting layer disposed over the second magnetic material layer. The crystallization inhibiting layer comprises a material selected from the group consisting of: materials of the form MSiN, wherein M is a metal; TaCo; TiPN2; W85Si15; IrTa; and TaRu.
- Advantages of preferred embodiments of the present invention include providing a resistive memory element and method of manufacture thereof having improved thermal stability, improved coercitivity Hc, and CMOS compatibility. The crystallization inhibiting layer advantageously may also function as a diffusion barrier.
- The foregoing has outlined rather broadly the features and technical advantages of embodiments of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of embodiments of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiments disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
- For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 illustrates a perspective view of a prior art MRAM array; -
FIG. 2 shows a cross-sectional view of a less preferred embodiment of a magnetic stack structure for a resistive memory element; -
FIG. 3 illustrates in cross-section a magnetic stack structure for a resistive memory element according to an embodiment of the present invention, having a crystallization inhibiting layer formed over the free layer of the magnetic stack, wherein the crystallization inhibiting layer comprises a material that is amorphous and has a higher crystallization temperature than the underlying free layer; -
FIG. 4 shows a cross-sectional view of an embodiment of the invention implemented in a FET MRAM array; -
FIG. 5 shows a cross-sectional view of an embodiment of the invention implemented in a crosspoint MRAM array; -
FIGS. 6 and 7 show Kerr loop graphs of magnetic stacks in a less preferred embodiment after an anneal at 400 degrees C.; and -
FIGS. 8 and 9 show Kerr loop graphs of magnetic stacks including the novel crystallization inhibiting layer disposed over the free layer of a magnetic stack in accordance with an embodiment of the present invention, after an anneal at 400 degrees C. - Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the preferred embodiments and are not necessarily drawn to scale.
- The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
- The present invention will be described with respect to preferred embodiments in a specific context, namely a magnetic stack implemented in an MRAM array. Embodiments of the present invention may also be applied, however, to other resistive memory device applications, magnetic memory cell designs, and magnetic semiconductor device applications, as examples. The present invention is particularly beneficial when implemented in the manufacture of FET and crosspoint MRAM arrays, as examples.
- A prior art MRAM design structure will be described, followed by a discussion of a less preferred embodiment of a magnetic stack, preferred embodiments and exemplary implementations of the present invention, and some advantages of embodiments of the present invention.
-
FIG. 1 illustrates a perspective view of a priorart crosspoint MRAM 100device having bitlines 112 located substantially perpendicular towordlines 122 in adjacent metallization layers.Magnetic stacks 114 are positioned between thebitlines 112 andwordlines 122 adjacent and electrically coupled tobitlines 112 andwordlines 122. Themagnetic stacks 114 are also referred to herein as resistive memory elements or MTJ's. - A typical manufacturing process for the
MRAM device 100 ofFIG. 1 will next be described. A workpiece (not shown) is provided, typically comprising silicon oxide over silicon single-crystal silicon, for example. The workpiece may include other conductive layers or other semiconductor elements, e.g., transistors, diodes, etc. Compound semiconductors such as GaAs, InP, Si/Ge, and SiC may be used in place of silicon, for example. - A first inter-level dielectric layer (not shown) is deposited over the workpiece. The inter-level dielectric may comprise silicon dioxide, for example. The inter-level dielectric layer is patterned, for example, for vias, and etched. The vias may be filled with a metal such as copper, tungsten or other metals, for example.
- A metallization layer, e.g., an M2 layer comprising aluminum or copper, is formed next. If copper is used for the first
conductive lines 112, typically a damascene process is used to form the firstconductive lines 112. A dielectric, not shown, is deposited over inter-level dielectric layer and vias. The dielectric layer is patterned and etched, and the trenches are filled with conductive material to form the firstconductive lines 112 in the M2 layer. Alternatively, the firstconductive lines 112 may be formed using a subtractive etch process, and a dielectric material may be disposed between the firstconductive lines 112. - Next, a
magnetic stack 114 is formed over firstconductive lines 112. Themagnetic stack 114 typically comprises a firstmagnetic layer 116 including one or more magnetic layers. The firstmagnetic layer 116 may comprise a plurality of layers of materials such as PtMn, NiMn, IrMn, FeMn, CoFe, Ru, Al, and NiFe, as examples, although alternatively, other materials may be used for the firstmagnetic layer 116, for example. The firstmagnetic layer 116 is also referred to as a hard layer or a pinned layer because its magnetic orientation is fixed. - The
magnetic stack 114 also includes athin dielectric layer 118 comprising AlxOy, e.g., Al2O3, for example, deposited over the firstmagnetic layer 116, although alternatively, thedielectric layer 118 may comprise other insulating materials. Thedielectric layer 118 is often referred to as a tunnel layer, tunnel junction, or barrier layer. - The
magnetic stack 114 also includes a secondmagnetic layer 120 comprising similar materials as the firstmagnetic layer 116. The secondmagnetic layer 116 is often referred to as the soft layer or free layer because its magnetic orientation is changed depending on the desired logic state of the magnetic memory cell. - The first
magnetic layer 116,dielectric layer 118 and secondmagnetic layer 120 are patterned to form a plurality of MTJ's 110, with eachMTJ 110 being disposed over a firstconductive line 112. The patternedmagnetic stacks 114 or MTJ's 110 are typically substantially rectangular or oval in shape, as shown. The MTJ's 110 comprise resistive memory elements, and the terms “MTJ” and “resistive memory element” are used interchangeably herein. - A plurality of second
conductive lines 122 is formed over the MTJ's 110. The secondconductive lines 122 may be formed within an M3 layer, for example, and are positioned in a different direction than the firstconductive lines 112. If the secondconductive lines 122 comprise copper, again, a damascene process is typically used to form them. A dielectric layer (not shown) is deposited over the MTJ's 110. The dielectric layer is patterned and etched with trenches that will be filled with a conductive material to form the secondconductive lines 122. Alternatively, a non-damascene process may be used to form the first and secondconductive lines Conductive lines MRAM array 100, as examples. - The order of the
magnetic stack 114 layers may be reversed, e.g., the pinnedlayer 116 may be on the top of or above the insulatinglayer 118, and thefree layer 120 may be on the bottom of or below the insulatinglayer 118. Similarly, thewordlines 112 andbitlines 122 may be disposed either above or below the magnetic stack layers 114. - In MRAM devices, information is stored in the
free layer 120 of the MTJ's 110. To store the information, the magnetization of one ferromagnetic layer or information layer, e.g., thefree layer 120, is aligned either parallel or anti-parallel to a second magnetic layer or reference layer, e.g., the pinnedlayer 116. The information is detectable due to the fact that the resistance of a parallel element is different than an anti-parallel element. Switching from a parallel to an anti-parallel state, and vice versa, may be accomplished by running current, often referred to as the switching current, through bothconductive lines layer 116 to thefree layer 120, or vice versa. The switching current induces a magnetic field at the location of theMTJ memory element 110 large enough to change the magnetization of the information layer orfree layer 120. Tunneling current is current run through the element that is used for reading the resistive state. - A more detailed cross-sectional view of a less-preferred embodiment of a
magnetic stack 214 for an MRAM device is shown inFIG. 2 . Like numerals are used for the various elements inFIG. 2 as were described with reference toFIG. 1 . To avoid repetition, each reference number shown in the diagram may not necessarily be described again in detail herein. Rather, similar materials x16, x18, x20, etc. . . . are preferably used for the material layers shown as were described forFIG. 1 , where x=1 inFIG. 1 and x=2 inFIG. 2 . - The
magnetic stack 214 includes an optional pinninglayer 238 disposed over a first insulating layer and first conductive lines (not shown inFIG. 2 ; refer toFIG. 1 ). The optional pinninglayer 238 comprises abottom electrode 230 and anantiferromagnetic layer 236 disposed over thebottom electrode 230, as shown. Thebottom electrode 230 typically comprises afirst layer 232 comprising a conductive material such as TaN, and asecond layer 234 comprising a conductive material such as Ta deposited over thefirst layer 232. Theantiferromagnetic layer 236 preferably comprises a Mn-containing material such as PtMn or IrMn deposited over thebottom electrode 230. Thefirst layer 232 of thebottom electrode 230 may comprise a thickness of about 50 to 100 Angstroms, thesecond layer 234 of thebottom electrode 230 may comprise a thickness of about 50 to 100 Angstroms, and the PtMn layer may comprise a thickness of about 125 to 300 Angstroms, as examples, although alternatively, layers 232, 234 and 236 may comprise other dimensions, for example. Thebottom electrode 230 may function as a seed layer for theantiferromagnetic layer 236. Thebottom electrode 230 may also function to connect the bottommagnetic layer 216 of the resistive memory cell formed by a patternedmagnetic stack 214 to an underlying wordline or access FET, for example (not shown inFIG. 2 ; seeFIG. 4 ). Thus, the pinninglayer 238 functions as a pinning layer for the fixedlayer 240 of themagnetic stack 214, by increasing the coercive field of the fixedlayer 216, and also may function as a bottom electrode to electrically connect thefree layer 240 to an underlying first conductive line, e.g., by a via, to be described further herein with reference toFIG. 4 . - If the
magnetic stack 214 is used in a FET MRAM array, preferably the optional pinninglayer 238 is used, in order to make electrical contact to underlying access FETs and other electrical components. However, in some crosspoint MRAM array designs, a pinninglayer 238 may not be required in themagnetic stack 214, but rather, the firstmagnetic material layer 216 may be formed directly over an underlying wordline or bitline (such asconductive line 112 shown inFIG. 1 ). - A first
magnetic material layer 216 is formed over the pinning layer 238 (or over an underlying first insulating layer, if a pinninglayer 238 is not used), as shown inFIG. 2 . The firstmagnetic material layer 216 is also referred to herein as afixed layer 216 because its magnetic orientation is fixed by the pinninglayer 238. The fixedlayer 216 is often referred to in the art as a pinned layer, for example. The fixedlayer 216 may include a firstmagnetic layer 240 deposited over the pinninglayer 238, athin spacer layer 242 deposited over the firstmagnetic layer 240, and a secondmagnetic layer 244 deposited over thethin spacer layer 242. In the embodiment shown, the fixedlayer 216 may comprise twomagnetic layers non-magnetic spacer material 242 such as Ru having a thickness of about 10 Angstroms, as examples. Thenon-magnetic spacer material 242 anti-couples the twomagnetic layers layer 216. The fixedlayer 216 may alternatively comprise a single magnetic layer or a plurality of magnetic layers (not shown inFIG. 2 ; seeFIG. 5 ). For example, the fixedlayer 216 may comprise a single layer of magnetic material such as NiFe or CoFe having a thickness of about 30 Angstroms. - A
tunnel insulator 218 is formed over the firstmagnetic material layer 216. Thetunnel insulator 218 may comprise about 10 to 15 Angstroms or less of an insulator such as AlxOy, for example, although alternatively, other insulating materials may be used for thetunnel insulator 218. Thetunnel insulator 218 is also referred to as a tunnel barrier or a tunnel junction. - A second
magnetic material layer 220 is deposited over thetunnel insulator 218. The secondmagnetic material layer 220 may comprise a single magnetic layer as shown inFIG. 2 , or alternatively, the secondmagnetic material layer 220 may comprise a plurality of magnetic layers (not shown). Alternatively, the secondmagnetic material layer 220 may comprise two magnetic layers comprising a material such as NiFe or CoFe having a thickness of about 30 Angstroms each, that sandwich a non-magnetic spacer material such as Ru having a thickness of about 10 Angstroms, as examples, as described for the first magnetic material layer 216 (not shown inFIG. 2 ; seeFIG. 5 ). - The first
magnetic material layer 216 and the secondmagnetic material layer 220 may comprise one or more magnetic material layers comprising CoFe, NiFe, CoFeB or other magnetic materials, as examples, although alternatively, the firstmagnetic material layer 216 and the secondmagnetic material layer 220 may comprise other materials. - The second
magnetic material layer 220 is also referred to herein as afree layer 220 because the magnetic polarization direction may rotate depending on the magnetic field, which is how information is written to or stored in a resistive memory cell of an MRAM device. After being patterned, the optional pinninglayer 238, the fixedlayer 216, thetunnel insulator 218, and thefree layer 220 of the magnetic stack 214 (and alsotop electrode 216, to be described herein) are often collectively referred to as a magnetic tunnel junction (MTJ) or resistive memory element. - A
top electrode material 246 is deposited over thefree layer 220, as shown. Thetop electrode material 246 may comprise a first hard mask comprising a conductive material. For example, thetop electrode material 246 may comprise a metal such as TiN, and may alternatively comprise TaN, Ta, Ti, Pt, PtMn, Ru, IrMn, or Al, as examples, although thetop electrode material 246 may also comprise other materials. Thetop electrode material 246 may be patterned, using a photoresist as a mask, for example, using lithography techniques, and thetop electrode material 246 may be used as a mask to pattern one or more underlying material layers 220, 218, 216 and 238, for example. A second hard mask (not shown) may be used to pattern the pinninglayer 238, for example (not shown: see U.S. Pat. No. 6,713,802 entitled “Magnetic Tunnel Junction Patterning Using SiC or SiN,” issued on Mar. 30, 2004 to Lee, which is incorporated herein by reference.) - Second conductive lines such as
conductive lines 122 shown inFIG. 1 may be formed over thetop electrode material 246 in a later manufacturing step, to make electrical contact to thetop electrode material 246, not shown. - A problem with the
magnetic stack 214 shown inFIG. 2 is that at high temperatures, the magnetic properties of thefree layer 220 deteriorate, resulting in decreased performance and in some cases, loss of the ability to store information in a resistive memory cell. For example, if CoFeB is used for the material of thefree layer 220, CoFeB crystallizes at about 375 degrees C., which is a relatively low temperature. - In some less preferred magnetic stack designs, the
free layer 220 may include a top layer or cap layer (not shown) of about 100 Angstroms of Ta or TaN, for example, to protect thefree layer 220 during the patterning process and to function as a diffusion barrier. However, this top layer is not amorphous, but rather, is typically crystalline, and does not improve the thermal stability of themagnetic stack 214. The material of the top layer may interdiffuse into thefree layer 220 and/or induce crystallization of thefree layer 220, thus resulting in the loss of magnetoresistance, an increase in the coercivity Hc of thefree layer 220, and deterioration of the magnetic properties of themagnetic stack 214. Also, material from layers above the top layer of the free layer 220 (e.g., fromconductive lines 122 shown inFIG. 1 ) may diffuse along grain boundaries of the top layer into thefree layer 220. - Embodiments of the present invention achieve technical advantages by forming a
crystallization inhibiting layer 350 over thefree layer 320 of amagnetic material stack 314, as shown inFIG. 3 , wherein thecrystallization inhibiting layer 350 comprises a material that crystallizes at a temperature higher than the temperature thefree layer 320 crystallizes at. Thecrystallization inhibiting layer 350 improves the performance of thefree layer 320 by increasing the thermal stability of the resistive memory cell. - A cross-sectional view of a preferred embodiment of the present invention is shown in
FIG. 3 . Like numerals are preferably used for the various elements inFIG. 3 as were described with reference toFIGS. 1 and 2 . To avoid repetition, each reference number shown in the diagram may not necessarily be described again in detail herein. Rather, similar materials x16, x18, x120, etc. . . . are preferably used for the material layers shown as were described forFIGS. 1 and 2 , where x=1 inFIG. 1 , x=2 inFIG. 2 , and x=3 inFIG. 3 . As an example, the preferred and alternative materials and dimensions described for firstmagnetic material layer 216 in the description forFIG. 2 are preferably also used for the firstmagnetic material layer 316 inFIG. 3 . - The
magnetic stack 314 includes acrystallization inhibiting layer 350 formed over the secondmagnetic material layer 320, as shown. Thecrystallization inhibiting layer 350 is preferably formed over the secondmagnetic material layer 320 before themagnetic stack 314 is patterned. For example, thecrystallization inhibiting layer 350 is preferably formed over the secondmagnetic material layer 320 before thehard mask 346 is deposited. According to the particular application of themagnetic stack 314, the term “magnetic stack” may refer only to the fixedlayer 316,tunnel insulator 318,free layer 320 and thecrystallization inhibiting layer 350, as shown in phantom at 314 a. Alternatively, the termmagnetic stack 314 may also include theantiferromagnetic layer 336, as shown in phantom at 314 b. In other applications, the termmagnetic stack 314 may further include the bottom electrode 330, as shown in phantom at 314 c, for example. Furthermore, a portion of the bottom electrode 330 e.g., layer 334, may be considered a part of themagnetic stack 314, whileportion 332 may not be considered a part of themagnetic stack 314, for example. - The
crystallization inhibiting layer 350 preferably comprises an amorphous material that crystallizes at a temperature higher than the temperature thefree layer 320 crystallizes at, in accordance with embodiments of the present invention. Preferably, thecrystallization inhibiting layer 350 is conductive so that electrical connection is made between thetop electrode 346 and thefree layer 320. However, alternatively, thecrystallization inhibiting layer 350 may comprise insulating materials, if thecrystallization inhibiting layer 350 is very thin, e.g., a few Angstroms thick. - In one embodiment, the
crystallization inhibiting layer 350 preferably comprises a material of the form MSiN, wherein M= is a metal such as Ta, Ti, Mo, or W, as examples. Alternatively, M may comprise other metals, for example. Such metals of the form MSiN are amorphous within a wide range of compositions and crystallize generally above 600 degrees C. - For example, if the
crystallization inhibiting layer 350 comprises TaSiN, TaSiN is amorphous if the ratio of Ta:Si<3, regardless of the N concentration. Crystallization of TaSiN does not occur below about 900 degrees C., for example. Thus, acrystallization inhibiting layer 350 comprising TaSiN substantially improves the thermal stability of themagnetic stack 314 of a resistive memory cell. - In another embodiment, the
crystallization inhibiting layer 350 preferably comprises TaCo, which crystallizes at about 600 degrees C., for example. In yet another embodiment, thecrystallization inhibiting layer 350 preferably comprises TiPN2, W85Si15, or IrTa, as examples. In another embodiment, thecrystallization inhibiting layer 350 preferably comprises TaRu. - The
crystallization inhibiting layer 350 preferably comprises a thickness of about 200 Angstroms or less, e.g., about 10 to 200 Angstroms. Thecrystallization inhibiting layer 350 preferably crystallizes at a temperature of greater than about 375 degrees C., in one embodiment. In another embodiment, thecrystallization inhibiting layer 350 crystallizes at a temperature of greater than about 400 to 450 degrees C., for example. Alternatively, thecrystallization inhibiting layer 350 crystallizes at other temperatures, for example. Preferably, thecrystallization inhibiting layer 350 crystallizes at a first temperature, and the secondmagnetic material layer 320 crystallizes at a second temperature, wherein the first temperature is higher than the second temperature. - In another embodiment, the
crystallization inhibiting layer 350 comprises AlxOy. In this embodiment, preferably the thickness of thecrystallization inhibiting layer 350 is thinner, e.g., between about 5 and 20 Angstroms, to allow significant tunneling current. In this embodiment, preferably the resistance of thecrystallization inhibiting layer 350 is less than the resistance of thetunnel barrier 318, to avoid loss of magnetoresistance due to series resistance, and to optimize the performance of the resistive memory cell. AlxOy is a material that is amorphous and crystallizes at a temperature greater than the temperature at which thefree layer 320 crystallizes. - The
crystallization inhibiting layer 350 may be deposited using physical vapor deposition (PVD), ion beam deposition, or a sputter deposition, as examples. Alternatively, thecrystallization inhibiting layer 350 may be deposited using other deposition methods. Amorphous materials used for diffusion barriers in copper technology that have a crystallization temperature higher than the temperature of the material of thefree layer 320 may also be used for thecrystallization inhibiting layer 350, for example. - Because the
crystallization inhibiting layer 350 is amorphous and crystallizes at a higher temperature than the temperature thefree layer 320 material crystallizes at, thecrystallization inhibiting layer 350 prevents thefree layer 320 from crystallizing when themagnetic stack 314 is heated. Thus, a resistive memory cell formed from themagnetic stack 314 has a tunnel junction that has increased thermal stability. - Because the material used for the
tunnel insulator 318 is also amorphous, thefree layer 320 is sandwiched by two amorphous material layers 350 and 318, which further improves the thermal stability of themagnetic stack 314. - Embodiments of the present invention have useful application in both FET MRAM arrays and crosspoint MRAM arrays. For example, a cross-sectional view of a
semiconductor device 400 comprising amagnetic stack 414 described herein implemented in a FET MRAM array is shown inFIG. 4 . Again, like numerals are preferably used for the various elements inFIG. 4 as were described with reference toFIGS. 1 through 3 , and to avoid repetition, each reference number shown inFIG. 4 is not necessarily described again in detail herein. - The
magnetic stack 414 includes thecrystallization inhibiting layer 450 disposed over thefree layer 420, as shown. At least a portion of the pinning layer 438 (e.g., such as the bottom electrode 330 shown inFIG. 3 ; not shown inFIG. 4 ) functions as a strap to electrically couple the fixedlayer 416 to via 406 b formed in insulatinglayer 404 b. The via 406 b is coupled to aconductive line 412 formed in insulatinglayer 404 a, as shown. Theconductive line 412 is connected by via 406 a to aFET 408 comprising a source S, drain D,gate oxide 409 and gate G formed over and within theworkpiece 402. Aconductive line 422 is disposed over and abutting thetop electrode 446. A plurality of resistive memory elements (not shown) comprised of patternedmagnetic stacks 414 may be disposed in an array on a single semiconductor device, for example. - An embodiment of the present invention implemented in a crosspoint MRAM array is shown in
FIG. 5 in a cross-sectional view. Again, like numerals are preferably used for the various elements inFIG. 5 as were described with reference toFIGS. 1 through 4 , and to avoid repetition, each reference number shown inFIG. 5 is not necessarily described again in detail herein. - In this embodiment, there is no top electrode (such as 346 shown in
FIG. 3 ), but rather, thecrystallization inhibiting layer 550 is formed over the top surface of thefree layer 520, andconductive lines 522 are formed directly over and abutting thecrystallization inhibiting layer 550, for example. In this embodiment, thefree layer 520 comprises twomagnetic layers non-magnetic spacer material 562 such as Ru having a thickness of about 10 Angstroms, as examples. Thenon-magnetic spacer material 562 couples the twomagnetic layers free layer 520. Thefree layer 520 may alternatively comprise a single magnetic layer or a plurality of magnetic layers, as shown inFIGS. 3 and 4 . Also, in this embodiment, the fixedlayer 512 comprises a single magnetic layer or a plurality of magnetic layers, although alternatively the fixedlayer 512 may comprise a sandwich as shown inFIG. 3 . A plurality of resistive memory elements may be formed from thematerial stack 514 shown, with the resistive memory elements being separate from one another by insulatingmaterial 504 disposed over theworkpiece 502, as shown. - An
optional cap layer 570 may be disposed over thecrystallization inhibiting layer 550, as shown, wherein thecap layer 570 comprises about 50 Angstroms or less of Ta, TaN, TiN, Ti, or combinations thereof, as examples. Theoptional cap layer 570 may also be used in the embodiments shown inFIGS. 3 and 4 , for example. -
FIGS. 6 and 7 show Kerr loop graphs in the easy axis direction of magnetic stacks after an anneal at 400 degrees C., for the less preferred magnetic stack shown inFIG. 2 .FIGS. 8 and 9 show Kerr loop graphs for a magnetic stack comprising the same materials, yet having an amorphous crystallization inhibiting layer comprising AlxOy disposed over the free layer. A different scale is observed for the minor loop, indicating very high Hc for the less preferred magnetic stack ofFIG. 2 . The sample with the crystallization inhibiting layer in accordance with embodiments of the present invention inFIGS. 8 and 9 does not show any changes in the magnetic properties after the anneal, and thus allows a controlled design of the magnetic properties in the magnetic stack. - Advantages of embodiments of the invention include improving the thermal stability of resistive memory elements and magnetic stacks of an MRAM device. The
crystallization inhibiting layer free layer magnetic stacks crystallization inhibiting layer crystallization inhibiting layers - Although embodiments of the present invention and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, it will be readily understood by those skilled in the art that many of the features, functions, processes, and materials described herein may be varied while remaining within the scope of the present invention. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (30)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/870,780 US6977181B1 (en) | 2004-06-17 | 2004-06-17 | MTJ stack with crystallization inhibiting layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/870,780 US6977181B1 (en) | 2004-06-17 | 2004-06-17 | MTJ stack with crystallization inhibiting layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US6977181B1 US6977181B1 (en) | 2005-12-20 |
US20050282295A1 true US20050282295A1 (en) | 2005-12-22 |
Family
ID=35465541
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/870,780 Expired - Fee Related US6977181B1 (en) | 2004-06-17 | 2004-06-17 | MTJ stack with crystallization inhibiting layer |
Country Status (1)
Country | Link |
---|---|
US (1) | US6977181B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050280040A1 (en) * | 2004-06-17 | 2005-12-22 | Ihar Kasko | Methods of patterning a magnetic stack of a magnetic memory cell and structures thereof |
US20060014305A1 (en) * | 2004-07-14 | 2006-01-19 | Lee Gill Y | MTJ patterning using free layer wet etching and lift off techniques |
US20070215911A1 (en) * | 2006-03-17 | 2007-09-20 | Magic Technologies, Inc. | Magnetic tunnel junction patterning using Ta/TaN as hard mask |
US20070247764A1 (en) * | 2005-01-18 | 2007-10-25 | Hitachi Global Storage Technologies | Gmr sensor having a capping layer treated with nitrogen for increased magnetoresistance |
US20080130354A1 (en) * | 2006-12-01 | 2008-06-05 | Macronix International Co., Ltd. | Structure of magnetic random access memory using spin-torque transfer writing and method for manufacturing same |
US20110164448A1 (en) * | 2006-11-14 | 2011-07-07 | Fujitsu Limited | Tunneling magnetoresistance (TMR) device, its manufacture method, magnetic head and magnetic memory using TMR device |
US10727401B2 (en) | 2017-11-10 | 2020-07-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Magnetic random access memory |
Families Citing this family (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7502248B2 (en) * | 2004-05-21 | 2009-03-10 | Samsung Electronics Co., Ltd. | Multi-bit magnetic random access memory device |
US7394088B2 (en) * | 2005-11-15 | 2008-07-01 | Macronix International Co., Ltd. | Thermally contained/insulated phase change memory device and method (combined) |
US7635855B2 (en) | 2005-11-15 | 2009-12-22 | Macronix International Co., Ltd. | I-shaped phase change memory cell |
US7786460B2 (en) | 2005-11-15 | 2010-08-31 | Macronix International Co., Ltd. | Phase change memory device and manufacturing method |
US7449710B2 (en) | 2005-11-21 | 2008-11-11 | Macronix International Co., Ltd. | Vacuum jacket for phase change memory element |
US7688619B2 (en) | 2005-11-28 | 2010-03-30 | Macronix International Co., Ltd. | Phase change memory cell and manufacturing method |
US7459717B2 (en) | 2005-11-28 | 2008-12-02 | Macronix International Co., Ltd. | Phase change memory cell and manufacturing method |
US7531825B2 (en) | 2005-12-27 | 2009-05-12 | Macronix International Co., Ltd. | Method for forming self-aligned thermal isolation cell for a variable resistance memory array |
US8062833B2 (en) | 2005-12-30 | 2011-11-22 | Macronix International Co., Ltd. | Chalcogenide layer etching method |
US7741636B2 (en) | 2006-01-09 | 2010-06-22 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US7560337B2 (en) | 2006-01-09 | 2009-07-14 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US7785920B2 (en) | 2006-07-12 | 2010-08-31 | Macronix International Co., Ltd. | Method for making a pillar-type phase change memory element |
US7504653B2 (en) | 2006-10-04 | 2009-03-17 | Macronix International Co., Ltd. | Memory cell device with circumferentially-extending memory element |
US7863655B2 (en) | 2006-10-24 | 2011-01-04 | Macronix International Co., Ltd. | Phase change memory cells with dual access devices |
US7476587B2 (en) | 2006-12-06 | 2009-01-13 | Macronix International Co., Ltd. | Method for making a self-converged memory material element for memory cell |
US7692230B2 (en) * | 2006-12-06 | 2010-04-06 | Taiwan Semiconductor Manufacturing Co. Ltd. | MRAM cell structure |
US7903447B2 (en) | 2006-12-13 | 2011-03-08 | Macronix International Co., Ltd. | Method, apparatus and computer program product for read before programming process on programmable resistive memory cell |
US7718989B2 (en) | 2006-12-28 | 2010-05-18 | Macronix International Co., Ltd. | Resistor random access memory cell device |
US7619311B2 (en) | 2007-02-02 | 2009-11-17 | Macronix International Co., Ltd. | Memory cell device with coplanar electrode surface and method |
US7956344B2 (en) | 2007-02-27 | 2011-06-07 | Macronix International Co., Ltd. | Memory cell with memory element contacting ring-shaped upper end of bottom electrode |
US7786461B2 (en) | 2007-04-03 | 2010-08-31 | Macronix International Co., Ltd. | Memory structure with reduced-size memory element between memory material portions |
TWI402980B (en) | 2007-07-20 | 2013-07-21 | Macronix Int Co Ltd | Resistive memory structure with buffer layer |
US7729161B2 (en) | 2007-08-02 | 2010-06-01 | Macronix International Co., Ltd. | Phase change memory with dual word lines and source lines and method of operating same |
US7919766B2 (en) | 2007-10-22 | 2011-04-05 | Macronix International Co., Ltd. | Method for making self aligning pillar memory cell device |
US7706168B2 (en) * | 2007-10-30 | 2010-04-27 | Spansion Llc | Erase, programming and leakage characteristics of a resistive memory device |
US20090146231A1 (en) * | 2007-12-05 | 2009-06-11 | Kuper Cynthia A | Magnetic memory device having a C-shaped structure and method of manufacturing the same |
US8158965B2 (en) | 2008-02-05 | 2012-04-17 | Macronix International Co., Ltd. | Heating center PCRAM structure and methods for making |
US8084842B2 (en) | 2008-03-25 | 2011-12-27 | Macronix International Co., Ltd. | Thermally stabilized electrode structure |
US8030634B2 (en) | 2008-03-31 | 2011-10-04 | Macronix International Co., Ltd. | Memory array with diode driver and method for fabricating the same |
US7825398B2 (en) | 2008-04-07 | 2010-11-02 | Macronix International Co., Ltd. | Memory cell having improved mechanical stability |
US7791057B2 (en) | 2008-04-22 | 2010-09-07 | Macronix International Co., Ltd. | Memory cell having a buried phase change region and method for fabricating the same |
US8077505B2 (en) | 2008-05-07 | 2011-12-13 | Macronix International Co., Ltd. | Bipolar switching of phase change device |
US7701750B2 (en) | 2008-05-08 | 2010-04-20 | Macronix International Co., Ltd. | Phase change device having two or more substantial amorphous regions in high resistance state |
US8415651B2 (en) | 2008-06-12 | 2013-04-09 | Macronix International Co., Ltd. | Phase change memory cell having top and bottom sidewall contacts |
US8134857B2 (en) | 2008-06-27 | 2012-03-13 | Macronix International Co., Ltd. | Methods for high speed reading operation of phase change memory and device employing same |
US7932506B2 (en) | 2008-07-22 | 2011-04-26 | Macronix International Co., Ltd. | Fully self-aligned pore-type memory cell having diode access device |
US7903457B2 (en) | 2008-08-19 | 2011-03-08 | Macronix International Co., Ltd. | Multiple phase change materials in an integrated circuit for system on a chip application |
US8085581B2 (en) * | 2008-08-28 | 2011-12-27 | Qualcomm Incorporated | STT-MRAM bit cell having a rectangular bottom electrode plate and improved bottom electrode plate width and interconnect metal widths |
US7719913B2 (en) | 2008-09-12 | 2010-05-18 | Macronix International Co., Ltd. | Sensing circuit for PCRAM applications |
US8324605B2 (en) | 2008-10-02 | 2012-12-04 | Macronix International Co., Ltd. | Dielectric mesh isolated phase change structure for phase change memory |
US7897954B2 (en) * | 2008-10-10 | 2011-03-01 | Macronix International Co., Ltd. | Dielectric-sandwiched pillar memory device |
US8036014B2 (en) | 2008-11-06 | 2011-10-11 | Macronix International Co., Ltd. | Phase change memory program method without over-reset |
US8664689B2 (en) | 2008-11-07 | 2014-03-04 | Macronix International Co., Ltd. | Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions |
US8907316B2 (en) | 2008-11-07 | 2014-12-09 | Macronix International Co., Ltd. | Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions |
US7869270B2 (en) | 2008-12-29 | 2011-01-11 | Macronix International Co., Ltd. | Set algorithm for phase change memory cell |
US8089137B2 (en) | 2009-01-07 | 2012-01-03 | Macronix International Co., Ltd. | Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method |
US8107283B2 (en) | 2009-01-12 | 2012-01-31 | Macronix International Co., Ltd. | Method for setting PCRAM devices |
US8030635B2 (en) | 2009-01-13 | 2011-10-04 | Macronix International Co., Ltd. | Polysilicon plug bipolar transistor for phase change memory |
US8064247B2 (en) | 2009-01-14 | 2011-11-22 | Macronix International Co., Ltd. | Rewritable memory device based on segregation/re-absorption |
US8933536B2 (en) | 2009-01-22 | 2015-01-13 | Macronix International Co., Ltd. | Polysilicon pillar bipolar transistor with self-aligned memory element |
US8084760B2 (en) | 2009-04-20 | 2011-12-27 | Macronix International Co., Ltd. | Ring-shaped electrode and manufacturing method for same |
US8173987B2 (en) | 2009-04-27 | 2012-05-08 | Macronix International Co., Ltd. | Integrated circuit 3D phase change memory array and manufacturing method |
US8097871B2 (en) | 2009-04-30 | 2012-01-17 | Macronix International Co., Ltd. | Low operational current phase change memory structures |
US7933139B2 (en) | 2009-05-15 | 2011-04-26 | Macronix International Co., Ltd. | One-transistor, one-resistor, one-capacitor phase change memory |
US8350316B2 (en) | 2009-05-22 | 2013-01-08 | Macronix International Co., Ltd. | Phase change memory cells having vertical channel access transistor and memory plane |
US7968876B2 (en) | 2009-05-22 | 2011-06-28 | Macronix International Co., Ltd. | Phase change memory cell having vertical channel access transistor |
US8809829B2 (en) | 2009-06-15 | 2014-08-19 | Macronix International Co., Ltd. | Phase change memory having stabilized microstructure and manufacturing method |
US8406033B2 (en) | 2009-06-22 | 2013-03-26 | Macronix International Co., Ltd. | Memory device and method for sensing and fixing margin cells |
US8238149B2 (en) | 2009-06-25 | 2012-08-07 | Macronix International Co., Ltd. | Methods and apparatus for reducing defect bits in phase change memory |
US8363463B2 (en) | 2009-06-25 | 2013-01-29 | Macronix International Co., Ltd. | Phase change memory having one or more non-constant doping profiles |
US8198619B2 (en) | 2009-07-15 | 2012-06-12 | Macronix International Co., Ltd. | Phase change memory cell structure |
US8110822B2 (en) | 2009-07-15 | 2012-02-07 | Macronix International Co., Ltd. | Thermal protect PCRAM structure and methods for making |
US7894254B2 (en) | 2009-07-15 | 2011-02-22 | Macronix International Co., Ltd. | Refresh circuitry for phase change memory |
US8735179B2 (en) * | 2009-08-27 | 2014-05-27 | Qualcomm Incorporated | Magnetic tunnel junction device and fabrication |
US8492858B2 (en) * | 2009-08-27 | 2013-07-23 | Qualcomm Incorporated | Magnetic tunnel junction device and fabrication |
US8064248B2 (en) | 2009-09-17 | 2011-11-22 | Macronix International Co., Ltd. | 2T2R-1T1R mix mode phase change memory array |
US20110076784A1 (en) * | 2009-09-29 | 2011-03-31 | Grandis Inc. | Fabrication of Magnetic Element Arrays |
US8178387B2 (en) | 2009-10-23 | 2012-05-15 | Macronix International Co., Ltd. | Methods for reducing recrystallization time for a phase change material |
US8729521B2 (en) | 2010-05-12 | 2014-05-20 | Macronix International Co., Ltd. | Self aligned fin-type programmable memory cell |
US8310864B2 (en) | 2010-06-15 | 2012-11-13 | Macronix International Co., Ltd. | Self-aligned bit line under word line memory array |
US8884261B2 (en) | 2010-08-23 | 2014-11-11 | Crossbar, Inc. | Device switching using layered device structure |
US8395935B2 (en) | 2010-10-06 | 2013-03-12 | Macronix International Co., Ltd. | Cross-point self-aligned reduced cell size phase change memory |
US8497705B2 (en) | 2010-11-09 | 2013-07-30 | Macronix International Co., Ltd. | Phase change device for interconnection of programmable logic device |
US8467238B2 (en) | 2010-11-15 | 2013-06-18 | Macronix International Co., Ltd. | Dynamic pulse operation for phase change memory |
US8987700B2 (en) | 2011-12-02 | 2015-03-24 | Macronix International Co., Ltd. | Thermally confined electrode for programmable resistance memory |
US9685608B2 (en) | 2012-04-13 | 2017-06-20 | Crossbar, Inc. | Reduced diffusion in metal electrode for two-terminal memory |
US10096653B2 (en) * | 2012-08-14 | 2018-10-09 | Crossbar, Inc. | Monolithically integrated resistive memory using integrated-circuit foundry compatible processes |
US9093149B2 (en) * | 2012-09-04 | 2015-07-28 | Qualcomm Incorporated | Low cost programmable multi-state device |
US9336879B2 (en) | 2014-01-24 | 2016-05-10 | Macronix International Co., Ltd. | Multiple phase change materials in an integrated circuit for system on a chip application |
US10290801B2 (en) | 2014-02-07 | 2019-05-14 | Crossbar, Inc. | Scalable silicon based resistive memory device |
US9847475B2 (en) * | 2014-03-25 | 2017-12-19 | Intel Corporation | Magnetic domain wall logic devices and interconnect |
US9559113B2 (en) | 2014-05-01 | 2017-01-31 | Macronix International Co., Ltd. | SSL/GSL gate oxide in 3D vertical channel NAND |
US9672906B2 (en) | 2015-06-19 | 2017-06-06 | Macronix International Co., Ltd. | Phase change memory with inter-granular switching |
KR102326547B1 (en) | 2015-08-19 | 2021-11-15 | 삼성전자주식회사 | Magnetoresistive random access device and method of manufacturing the same |
US11127788B2 (en) * | 2018-10-31 | 2021-09-21 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device having magnetic tunnel junction (MTJ) stack |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5702831A (en) * | 1995-11-06 | 1997-12-30 | Motorola | Ferromagnetic GMR material |
US5734605A (en) * | 1996-09-10 | 1998-03-31 | Motorola, Inc. | Multi-layer magnetic tunneling junction memory cells |
US20010041401A1 (en) * | 1999-02-26 | 2001-11-15 | Kie Y. Ahn | Open pattern inductor |
US20020097600A1 (en) * | 2001-01-24 | 2002-07-25 | Ning Xian J. | Self-aligned cross-point MRAM device with aluminum metallization layers |
US6544801B1 (en) * | 2000-08-21 | 2003-04-08 | Motorola, Inc. | Method of fabricating thermally stable MTJ cell and apparatus |
US20030073251A1 (en) * | 2001-10-12 | 2003-04-17 | Infineon Technologies North America Corp. | Plate-through hard mask for MRAM devices |
US6638774B2 (en) * | 2002-01-15 | 2003-10-28 | Infineon Technologies, Ag | Method of making resistive memory elements with reduced roughness |
US6713802B1 (en) * | 2003-06-20 | 2004-03-30 | Infineon Technologies Ag | Magnetic tunnel junction patterning using SiC or SiN |
-
2004
- 2004-06-17 US US10/870,780 patent/US6977181B1/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5702831A (en) * | 1995-11-06 | 1997-12-30 | Motorola | Ferromagnetic GMR material |
US5734605A (en) * | 1996-09-10 | 1998-03-31 | Motorola, Inc. | Multi-layer magnetic tunneling junction memory cells |
US20010041401A1 (en) * | 1999-02-26 | 2001-11-15 | Kie Y. Ahn | Open pattern inductor |
US6544801B1 (en) * | 2000-08-21 | 2003-04-08 | Motorola, Inc. | Method of fabricating thermally stable MTJ cell and apparatus |
US20020097600A1 (en) * | 2001-01-24 | 2002-07-25 | Ning Xian J. | Self-aligned cross-point MRAM device with aluminum metallization layers |
US6611453B2 (en) * | 2001-01-24 | 2003-08-26 | Infineon Technologies Ag | Self-aligned cross-point MRAM device with aluminum metallization layers |
US20030073251A1 (en) * | 2001-10-12 | 2003-04-17 | Infineon Technologies North America Corp. | Plate-through hard mask for MRAM devices |
US6638774B2 (en) * | 2002-01-15 | 2003-10-28 | Infineon Technologies, Ag | Method of making resistive memory elements with reduced roughness |
US6713802B1 (en) * | 2003-06-20 | 2004-03-30 | Infineon Technologies Ag | Magnetic tunnel junction patterning using SiC or SiN |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050280040A1 (en) * | 2004-06-17 | 2005-12-22 | Ihar Kasko | Methods of patterning a magnetic stack of a magnetic memory cell and structures thereof |
US7374952B2 (en) | 2004-06-17 | 2008-05-20 | Infineon Technologies Ag | Methods of patterning a magnetic stack of a magnetic memory cell and structures thereof |
US20060014305A1 (en) * | 2004-07-14 | 2006-01-19 | Lee Gill Y | MTJ patterning using free layer wet etching and lift off techniques |
US7368299B2 (en) * | 2004-07-14 | 2008-05-06 | Infineon Technologies Ag | MTJ patterning using free layer wet etching and lift off techniques |
US20070247764A1 (en) * | 2005-01-18 | 2007-10-25 | Hitachi Global Storage Technologies | Gmr sensor having a capping layer treated with nitrogen for increased magnetoresistance |
US7573685B2 (en) * | 2005-01-18 | 2009-08-11 | Hitachi Global Storage Technologies Netherlands B.V. | GMR sensor having a capping layer treated with nitrogen for increased magnetoresistance |
US20070215911A1 (en) * | 2006-03-17 | 2007-09-20 | Magic Technologies, Inc. | Magnetic tunnel junction patterning using Ta/TaN as hard mask |
US8450119B2 (en) * | 2006-03-17 | 2013-05-28 | Magic Technologies, Inc. | Magnetic tunnel junction patterning using Ta/TaN as hard mask |
US20110164448A1 (en) * | 2006-11-14 | 2011-07-07 | Fujitsu Limited | Tunneling magnetoresistance (TMR) device, its manufacture method, magnetic head and magnetic memory using TMR device |
US8072714B2 (en) * | 2006-11-14 | 2011-12-06 | Fujitsu Limited | Tunneling magnetoresistance (TMR) device, its manufacture method, magnetic head and magnetic memory using TMR device |
US7864569B2 (en) * | 2006-12-01 | 2011-01-04 | Macronix International Co., Ltd. | Structure of magnetic random access memory using spin-torque transfer writing |
US20080130354A1 (en) * | 2006-12-01 | 2008-06-05 | Macronix International Co., Ltd. | Structure of magnetic random access memory using spin-torque transfer writing and method for manufacturing same |
US10727401B2 (en) | 2017-11-10 | 2020-07-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Magnetic random access memory |
US11374169B2 (en) | 2017-11-10 | 2022-06-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Magnetic random access memory |
Also Published As
Publication number | Publication date |
---|---|
US6977181B1 (en) | 2005-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6977181B1 (en) | MTJ stack with crystallization inhibiting layer | |
US9666793B2 (en) | Method of manufacturing magnetoresistive element(s) | |
US7149105B2 (en) | Magnetic tunnel junctions for MRAM devices | |
US6704220B2 (en) | Layout for thermally selected cross-point MRAM cell | |
US10008540B2 (en) | Spin-orbitronics device and applications thereof | |
US9461243B2 (en) | STT-MRAM and method of manufacturing the same | |
US20090218645A1 (en) | multi-state spin-torque transfer magnetic random access memory | |
US20160336508A1 (en) | Method of Making a Spin-Transfer-Torque Magnetoresistive Random Access Memory (STT-MRAM) | |
TW202147650A (en) | Magnetic memory device | |
US8836000B1 (en) | Bottom-type perpendicular magnetic tunnel junction (pMTJ) element with thermally stable amorphous blocking layers | |
JP2005515625A (en) | Resistive memory device having reduced roughness | |
WO2023017338A1 (en) | Spin-orbit-torque magnetoresistive random-access memory array | |
US20060228853A1 (en) | Memory devices including spacers on sidewalls of memory storage elements and related methods | |
JP2024502408A (en) | High-density spin-orbit magnetic random access memory | |
US10431627B2 (en) | Magnetic memory devices and methods for manufacturing the same | |
US10910552B2 (en) | Magnetic memory device, method for manufacturing the same, and substrate treating apparatus | |
US20220246842A1 (en) | Method for manufacturing a magnetic random-access memory device using post pillar formation annealing | |
US10573806B1 (en) | Method of fabricating semiconductor device | |
US11456411B2 (en) | Method for fabricating magnetic tunneling junction element with a composite capping layer | |
US20240016066A1 (en) | Memory device and method of fabricating the same | |
KR100427716B1 (en) | A magnetic random access memory to use diode fabricated by MILC ( metal-induced lateral crystallization ) and a method for the same | |
US20230180620A1 (en) | Semiconductor device and method for fabricating the same | |
KR20040008422A (en) | A method for manufacturing of a Magnetic random access memory | |
KR20040083935A (en) | A method for manufacturing of a Magnetic random access memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RABERG, WOLFGANG;REEL/FRAME:015492/0362 Effective date: 20040616 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:015595/0311 Effective date: 20050124 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023806/0001 Effective date: 20060425 Owner name: QIMONDA AG,GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023806/0001 Effective date: 20060425 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
|
AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036888/0745 Effective date: 20150708 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20171220 |