US20060115929A1 - Die-to-die connection method and assemblies and packages including dice so connected - Google Patents
Die-to-die connection method and assemblies and packages including dice so connected Download PDFInfo
- Publication number
- US20060115929A1 US20060115929A1 US11/325,294 US32529406A US2006115929A1 US 20060115929 A1 US20060115929 A1 US 20060115929A1 US 32529406 A US32529406 A US 32529406A US 2006115929 A1 US2006115929 A1 US 2006115929A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor die
- orienting
- carrier
- semiconductor
- bond pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 51
- 230000000712 assembly Effects 0.000 title description 4
- 238000000429 assembly Methods 0.000 title description 4
- 239000004065 semiconductor Substances 0.000 claims abstract description 275
- 230000002093 peripheral effect Effects 0.000 claims abstract description 8
- 239000000758 substrate Substances 0.000 claims description 42
- 239000000463 material Substances 0.000 claims description 26
- 239000008393 encapsulating agent Substances 0.000 claims description 11
- 230000013011 mating Effects 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 21
- 239000004020 conductor Substances 0.000 description 18
- 239000004593 Epoxy Substances 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000004891 communication Methods 0.000 description 6
- 239000013047 polymeric layer Substances 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 229920001971 elastomer Polymers 0.000 description 3
- 239000000806 elastomer Substances 0.000 description 3
- 239000004519 grease Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910001092 metal group alloy Inorganic materials 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 238000001721 transfer moulding Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 125000003700 epoxy group Chemical group 0.000 description 2
- 230000015654 memory Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920002799 BoPET Polymers 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229920000728 polyester Polymers 0.000 description 1
- 229920006267 polyester film Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000004634 thermosetting polymer Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B33—ADDITIVE MANUFACTURING TECHNOLOGY
- B33Y—ADDITIVE MANUFACTURING, i.e. MANUFACTURING OF THREE-DIMENSIONAL [3-D] OBJECTS BY ADDITIVE DEPOSITION, ADDITIVE AGGLOMERATION OR ADDITIVE LAYERING, e.g. BY 3-D PRINTING, STEREOLITHOGRAPHY OR SELECTIVE LASER SINTERING
- B33Y80/00—Products made by additive manufacturing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1701—Structure
- H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
Definitions
- the present invention relates generally to multi-chip modules and, particularly, to multi-chip modules including a first semiconductor die with one or more other semiconductor dice connected directly thereto in a flip-chip fashion.
- the present invention also relates to methods for assembling these multi-chip modules.
- the present invention relates to semiconductor device packages including the inventive multi-chip modules and to methods for forming such packages.
- Multi-chip modules are one example of an approach that has been taken in the semiconductor device industry to increase the feature density of semiconductor devices.
- Known multi-chip modules typically include a plurality of semiconductor dice that may be electrically connected to one another indirectly by way of carrier substrates to which each of the dice are electrically connected.
- U.S. Pat. No. 5,914,535 (hereinafter “the '535 patent”), issued to Brandenburg on Jun. 22, 1999, discloses a multi-chip module including a daughter board with several semiconductor dice flip-chip bonded thereto.
- the daughter board includes contact pads located outside of a periphery of an area where the semiconductor dice are flip-chip bonded to facilitate flip-chip connection of the multi-chip module to a mother board with the dice of the multi-chip module being located between the daughter board and the mother board.
- the '436 patent discloses packaged multi-chip modules that include a plurality of semiconductor dice.
- Each package includes a substrate bearing conductive traces, to which each of the semiconductor dice are electrically connected.
- the semiconductor dice may be electrically connected to the substrate by way of wire bonding or flip-chip bonding.
- the substrate which may comprise a flex circuit, wraps around and is supported by both surfaces of a die paddle.
- the conductive traces of the substrate are electrically connected to leads by bond wires. Bond pads of the semiconductor dice may also be directly electrically connected to the leads of the package.
- U.S. Pat. RE 36,613 issued to Ball on Mar. 14, 2000, discloses a multi-chip module including stacked semiconductor dice. While the dice are stacked one on top of another, they are not directly connected to one another, but rather to leads of a package including the multi-chip module.
- multi-chip modules that include one or more semiconductor dice that are flip-chip bonded to a carrier are also known. None of these multi-chip modules, however, include semiconductor dice that are directly flip-chip bonded to one another with the subsequent assembly then being flip-chip mounted to a substrate.
- SOC system-on-a-chip
- the present invention includes an assembly of a first semiconductor die and at least one second semiconductor die. Each second semiconductor die of the assembly is flip-chip bonded to the first semiconductor die thereof.
- the assembly may also include a carrier substrate configured to have the first semiconductor die connected thereto in a flip-chip fashion.
- the first semiconductor die includes bond pads arranged in an array over an active surface thereof. While some of the bond pads of the first semiconductor die are arranged on the active surface thereof so as to correspond to a footprint of bond pads of each second semiconductor die, others of the bond pads of the first semiconductor die are positioned so as to be exposed laterally beyond outer peripheries of one or more second semiconductor dice upon assembly thereof with the first semiconductor die. Each of the bond pads of the first semiconductor die that corresponds to a bond pad of a second semiconductor die may be recessed relative to the active surface so as to facilitate alignment and electrical connection with conductive structures protruding from the bond pads of the second semiconductor die.
- Each of the other, outer bond pads of the first semiconductor die may have protruding therefrom a conductive structure.
- Exemplary conductive structures include, but are not limited to, balls, bumps, columns, and pillars of conductive material, such as a solder, another metal or metal alloy, a conductive epoxy, a conductor-filled epoxy, or a z-axis conductive elastomer. These conductive structures facilitate electrical connection of an assembly including the first semiconductor die to a carrier for such an assembly.
- the first semiconductor die may be a microprocessor die or a die of any other known semiconductor device type.
- Each second semiconductor die includes an active surface with a plurality of bond pads thereon.
- the bond pads of each second semiconductor die may be arranged on the active surface thereof in any manner known in the art, but are preferably disposed across the surface of each second semiconductor die in an array.
- the bond pads of each second semiconductor die are positioned so as to align with corresponding bond pads of the first semiconductor die upon orienting the second semiconductor die with the active surface thereof facing the active surface of the first semiconductor die.
- the bond pads of each second semiconductor die may be recessed relative to the active surface thereof so as to at least partially receive and align conductive structures with the bond pads.
- Each bond pad of each second semiconductor die may have a conductive structure secured thereto and protruding therefrom so as to facilitate electrical communication between first and second semiconductor dice upon assembly and electrical connection thereof.
- Semiconductor devices that may be used as a second semiconductor die include, without limitation, dynamic random access memories (DRAMs), static random access memories (SRAMs), other types of memory devices, ancillary or logic devices, and other known
- the assembly may also include an alignment structure on the active surface of the first semiconductor die.
- the alignment structure preferably protrudes from the active surface of the first semiconductor die and includes at least one member configured to guide at least two adjoined peripheral edges of a second semiconductor die so as to facilitate the alignment of bond pads of the second semiconductor die with corresponding bond pads of the first semiconductor die upon orientation of the first and second semiconductor dice with the active surfaces thereof facing each other.
- the alignment structure thereby facilitates the formation of short, reliable electrical connections between corresponding bond pads of the first and second semiconductor dice.
- Each member of the alignment structure is preferably formed from an electrically insulative material and may be fabricated by known processes, such as by use of a photoresist, other photoimageable polymers, stereolithographic techniques, or by forming and patterning a layer of material on the active surface of the first semiconductor die.
- One or more alignment structures may also, or in the alternative, be disposed on a surface of a carrier, such as a carrier substrate, to facilitate the alignment of outer bond pads of the first semiconductor die with contact pads on the surface of the carrier upon orientation of the first semiconductor die with the active surface thereof facing the surface of the carrier.
- the contact pads of the carrier are arranged on a surface thereof so as to correspond with a footprint of other, outer bond pads of the first semiconductor die that are to be located laterally beyond an outer periphery of a second semiconductor die upon assembly of the second semiconductor die with the first semiconductor die. Accordingly, the contact pads of the carrier are so located as to facilitate the flip-chip type connection of the first semiconductor die to the carrier.
- the carrier may also include, formed in the surface thereof, at least one recess configured and located to at least partially receive a corresponding second semiconductor die.
- the first semiconductor die and each second semiconductor die to be electrically connected therewith may be assembled by orienting each second semiconductor die with the bond pads thereof in alignment with corresponding bond pads of the first semiconductor die. In such orienting, the active surfaces of the first and second semiconductor dice are facing one another. Bumps or other conductive structures on bond pads of one of the first and second semiconductor dice may be received by recesses of the other of the first and second semiconductor dice to facilitate alignment and electrical connection of the corresponding bond pads of the first and second semiconductor dice. Alternatively, or in addition, the orientation of each second semiconductor die relative to the first semiconductor die may be effected by way of an alignment structure protruding from the active surface of the first semiconductor die. Once each second semiconductor die has been properly oriented relative to the first semiconductor die, corresponding bond pads of the first and second semiconductor dice may be electrically connected by way of forming flip-chip type connections utilizing the conductive structures.
- the assembly of semiconductor dice flip-chip bonded to one another may then be assembled with a carrier by orienting the active surface of the first semiconductor die over the surface of the carrier, with the outer bond pads of the first semiconductor die and the corresponding contact pads of the carrier in substantial alignment.
- Each recess formed in the surface of the carrier may also receive the corresponding second semiconductor die during orientation of the first semiconductor die over the carrier.
- orientation of the first semiconductor die over the carrier may be facilitated by alignment structures protruding from the surface of the carrier.
- the first semiconductor die, at least one second semiconductor die, and the carrier substrate may be assembled by disposing each second semiconductor die in a corresponding recess of the carrier substrate and orienting the first semiconductor die over each second semiconductor die and the carrier substrate so as to align the bond pads thereof with corresponding bond pads of each second semiconductor die and with corresponding contact pads of the carrier. Electrical connections between bond pads of the first semiconductor die and the corresponding bond pads of each second semiconductor die may be formed substantially simultaneously with the electrical connections between the outer bond pads of the first semiconductor die and the corresponding contact pads of the carrier.
- the electrical connections between the first semiconductor die and each second semiconductor die connected thereto, as well as the connections between the first semiconductor die and the carrier may be protected with an encapsulant material.
- an underfill material may be introduced between the first semiconductor die and the carrier.
- known encapsulation techniques such as transfer molding or the use of glob-top encapsulant materials, may be used to substantially cover and encapsulate the first and second semiconductor dice.
- FIG. 1 is a cross-sectional representation of a first semiconductor die that may be used in assemblies and packages incorporating teachings of the present invention
- FIG. 2 is a cross-sectional representation of a second semiconductor die useful in assemblies and packages incorporating teachings of the present invention
- FIG. 3 is a cross-sectional representation of an assembly including the first semiconductor die shown in FIG. 1 and the second semiconductor die shown in FIG. 2 prior to the formation of electrical connections between the corresponding bond pads of the first and second semiconductor dice;
- FIG. 4 is a cross-sectional representation of the assembly shown in FIG. 3 with corresponding bond pads of the first and second semiconductor dice being electrically connected to each other;
- FIG. 5 is a side view of a first semiconductor die, such as that shown in FIG. 1 , with an alignment structure protruding from an active surface thereof;
- FIG. 6 is a top view of the first semiconductor die and a variation of an alignment structure on an active surface of the first semiconductor die, showing use of the alignment structure to align a second semiconductor die, depicted in phantom, with the first semiconductor die;
- FIG. 7 is a cross-sectional representation of a package including the assembly shown in FIG. 4 , a package body to which the assembly is electrically connected, and a package lid;
- FIG. 8 is a cross-sectional representation of another embodiment of a package incorporating teachings of the present invention and including the assembly depicted in FIG. 4 , a carrier substrate to which the assembly is electrically connected, and an underfill material between at least a portion of the first semiconductor die and the adjacent portion of the carrier substrate;
- FIG. 9 is a cross-sectional representation of another embodiment of a package according to the present invention, including the assembly depicted in FIG. 4 , a carrier substrate to which the assembly is electrically connected, and a glob-top type encapsulant disposed over the first semiconductor die;
- FIG. 10 is a cross-sectional representation of another embodiment of a package of the present invention, which includes the assembly depicted in FIG. 4 , leads to which the assembly is electrically connected, and a molded package covering the assembly;
- FIG. 11 is a cross-sectional representation of an assembly including a first semiconductor die with two second semiconductor dice flip-chip connected thereto, the first semiconductor die being flip-chip connected to a carrier substrate with conductive structures that each include a single member;
- FIG. 12 is a cross-sectional representation of an assembly including a first semiconductor die with two second semiconductor dice flip-chip connected thereto, the first semiconductor die being flip-chip connected to a carrier substrate with conductive structures that each include two members;
- FIG. 13 is a cross-sectional representation of an assembly including a first semiconductor die with two second semiconductor dice flip-chip connected thereto, the first semiconductor die being flip-chip connected to a carrier substrate with conductive structures that each include three members;
- FIGS. 14-16 illustrate an exemplary method for fabricating a conductive mating structure to facilitate fabrication of the assembly shown in FIG. 13 ;
- FIG. 17 is a cross-sectional representation of the use of the conductive mating structure depicted in FIG. 16 to form the assembly depicted in FIG. 13 .
- First semiconductor die 10 that is useful in an assembly 30 (see FIG. 4 ) incorporating teachings of the present invention is illustrated.
- First semiconductor die 10 includes an active surface 12 to which bond pads 14 a and 14 b (collectively referred to herein as bond pads 14 ) are exposed.
- bond pads 14 are recessed relative to active surface 12 and are each laterally surrounded by an upwardly extending alignment wall 16 .
- Alignment wall 16 is preferably configured to receive a conductive structure, such as a ball, bump, column, or pillar of conductive material, such as a metal, a metal alloy, a conductive epoxy, a conductor-filled epoxy, or a z-axis conductive elastomer.
- alignment walls 16 are depicted as being substantially flat and extending at an angle relative to a plane of first semiconductor die 10 , shaped (i.e., curved or stepped) or textured alignment walls, as well as vertically extending alignment walls, are also within the scope of the present invention.
- bond pads 14 may be substantially flush with or protrude somewhat from active surface 12 of first semiconductor die 10 .
- Outer bond pads 14 b of first semiconductor die 10 may have conductive structures 17 secured thereto and protruding therefrom. Conductive structures 17 facilitate communication between first semiconductor die 10 and a carrier to which first semiconductor die 10 or an assembly including first semiconductor die 10 is electrically connected.
- Second semiconductor die 20 includes bond pads 24 arranged on an active surface 22 thereof. Bond pads 24 are positioned upon active surface 22 so as to align with corresponding bond pads 14 a of first semiconductor die 10 upon orientation of second semiconductor die 20 over first semiconductor die 10 , with active surface 22 facing active surface 12 . Bond pads 24 of second semiconductor die 20 may be recessed relative to active surface 22 similarly to bond pads 14 of first semiconductor die 10 . Accordingly, bond pads 24 of second semiconductor die 20 may each be laterally surrounded by a generally upwardly extending alignment wall 26 , similar to alignment walls 16 of first semiconductor die 10 . As shown in FIG.
- each bond pad 24 of second semiconductor die 20 has a conductive structure 28 secured thereto.
- the illustrated conductive structures 28 are solder bumps.
- Other known types of conductive structures 28 are also within the scope of the present invention, including, without limitation, balls, bumps, columns, or pillars of conductive materials such as metals, metal alloys, conductive epoxies, conductor-filled epoxies, or z-axis conductive elastomers.
- conductive structures 28 may be secured to corresponding bond pads 14 a of first semiconductor die 10 .
- a second semiconductor die 20 is oriented over first semiconductor die 10 with active surface 22 of second semiconductor die 20 facing active surface 12 of first semiconductor die 10 .
- bond pads 24 of second semiconductor die 20 are aligned with corresponding bond pads 14 of first semiconductor die 10 , these corresponding bond pads 24 and 14 may be electrically connected to one another.
- Such alignment may be facilitated as alignment walls 16 of first semiconductor die 10 receive conductive structures 28 protruding from second semiconductor die 20 .
- Conductive structures 28 may be electrically connected to corresponding bond pads 14 of first semiconductor die 10 as known in the art, such as by reflowing the conductive material thereof, to provide an electrically connected assembly 30 of first semiconductor die 10 and at least one second semiconductor die 20 , such as that depicted in FIG. 4 .
- first semiconductor die 10 may communicate with connected semiconductor dice, such as second semiconductor die 20 , at much faster rates than are possible with conventional multi-chip modules.
- first semiconductor die 10 may have an alignment structure 18 secured to active surface 12 thereof.
- Alignment structure 18 is preferably configured to guide at least two adjoined peripheral edges of another semiconductor die during orientation thereof upon active surface 12 of first semiconductor die 10 .
- FIG. 6 illustrates the use of alignment structure 18 to properly align bond pads 24 of a second semiconductor die 20 ( FIG. 2 ) relative to corresponding bond pads 14 a of first semiconductor die 10 upon orientation of second semiconductor die 20 over first semiconductor die 10 with active surface 22 facing active surface 12 .
- alignment structure 18 includes two members 19 . Alignment structures 18 , however, with other numbers or configurations of members 19 that are configured to guide two or more adjoining peripheral edges 21 of second semiconductor die 20 are also within the scope of the present invention.
- Each member 19 of alignment structure 18 may be fabricated by known processes.
- members 19 of alignment structure 18 may be fabricated directly upon active surface 12 of first semiconductor die 10 by forming a material layer, such as a layer of glass, silicon dioxide, or silicon nitride by known processes, on active surface 12 and patterning the material layer, also by known processes.
- a photoimageable material such as a photoresist or a polyimide, may be disposed on active surface 12 of first semiconductor die 10 and patterned by known photoimaging processes.
- members 19 thereof may be formed by known stereolithography techniques, such as that disclosed in U.S. patent application Ser. No. 09/259,142, filed on Feb.
- one or more layers of substantially unconsolidated material such as a photoimageable polymer, or “photopolymer,” may be formed and at least partially selectively consolidated. If member 19 includes a plurality of layers, the layers are at least partially superimposed over one another, contiguous with one another, and mutually adhered to each other.
- stereolithography may be used to fabricate alignment structures 18 directly on active surface 12 or separately from first semiconductor die 10 , in which case each member 19 of alignment structure 18 may subsequently be secured to active surface 12 as known in the art, such as by use of an appropriate adhesive material.
- FIGS. 7-10 illustrate exemplary packages that include an assembly 30 of a first semiconductor die 10 and a second semiconductor die 20 .
- a package 40 includes assembly 30 , a package body 41 , which is also referred to herein as a carrier substrate, configured to receive assembly 30 and to be electrically connected thereto, and a package lid 50 configured to be assembled with package body 41 so as to enclose assembly 30 within package 40 .
- package body 41 includes a recessed surface 42 laterally bounded by upwardly extending peripheral walls 43 .
- Peripheral walls 43 define a receptacle 44 configured to receive assembly 30 .
- Surface 42 carries contact pads 45 that are arranged thereon so as to align with corresponding outer bond pads 14 b of first semiconductor die 10 upon introduction of assembly 30 into receptacle 44 with active surface 12 of first semiconductor die 10 facing surface 42 of package body 41 .
- Contact pads 45 are electrically connected to conductive traces 46 that are carried by package body 41 and, in turn, electrically connected to terminals or other connective elements (not shown) that facilitate communication between semiconductor dice 10 , 20 of package 40 and external components (not shown).
- conductive structures 17 may be secured to corresponding contact pads 45 of package body 41 , rather than to outer bond pads 14 b of first semiconductor die 10 .
- package body 41 also includes a die receptacle 47 recessed in surface 42 .
- Die receptacle 47 is located and configured to at least partially receive a second semiconductor die 20 of assembly 30 .
- Each die receptacle 47 may include therein a quantity of thermal grease 48 of a known type to facilitate the transfer of heat away from second semiconductor die 20 during operation thereof.
- Thermal grease 48 may also be used to secure second semiconductor die 20 or assembly 30 to a carrier, such as package body 41 , prior to the bonding of outer bond pads 14 b to their corresponding contact pads 45 with conductive structures 17 .
- conductive structures 28 may protrude from active surface 22 of second semiconductor die 20 substantially the same distance that conductive structures 17 protrude from active surface 12 of first semiconductor die 10 .
- the distance that conductive structures 17 protrude from active surface 12 of first semiconductor die 10 is preferably sufficient to permit conductive structures 17 to contact corresponding contact pads 45 upon orientation of first semiconductor die 10 invertedly over package body 41 or another carrier.
- assembly 30 may be electrically connected to package body 41 by reflowing conductive structures 17 protruding from outer bond pads 14 b to secure conductive structures to contact pads 45 corresponding to outer bond pads 14 b , or as otherwise known in the art.
- lid 50 may be disposed over receptacle 44 so as to enclose assembly 30 within package 40 .
- Lid 50 may be secured to package body 41 as known in the art, such as by use of adhesives or mechanically.
- An alternative method for electrically connecting assembly 30 to package body 41 includes orienting a second semiconductor die 20 in each die receptacle 47 of package body 41 with active surface 22 facing into receptacle 44 .
- a first semiconductor die 10 is invertedly oriented within receptacle 44 with active surface 12 thereof facing surface 42 of package body 41 and active surface 22 of second semiconductor die 20 .
- bond pads 24 and corresponding bond pads 14 a are aligned.
- Conductive structures 17 and 28 may then be connected between bond pads 24 and corresponding bond pads 14 a and between outer bond pads 14 b and corresponding contact pads 45 as known in the art, such as by reflowing the conductive materials of conductive structures 17 and 28 . In this manner, electrical connections between first and second semiconductor dice 10 and 20 , as well as between assembly 30 and package body 41 , may be substantially simultaneously formed.
- Package 40 ′ includes a substantially planar carrier substrate 60 .
- Carrier substrate 60 includes a surface 62 upon which contact pads 64 are carried.
- Conductive traces 66 that communicate with corresponding contact pads 64 are also carried by carrier substrate 60 and lead to external conductive elements (not shown) to facilitate communication between an assembly 30 electrically connected to carrier substrate 60 and external components (not shown).
- Carrier substrate 60 may also include at least one receptacle 70 recessed in surface 62 .
- Each receptacle 70 is preferably located and configured so as to at least partially receive a second semiconductor die 20 of an assembly 30 upon orientation of assembly 30 over carrier substrate 60 with active surface 12 of first semiconductor die 10 facing surface 62 of carrier substrate 60 .
- Assembly 30 may be electrically connected and secured to carrier substrate 60 by known processes, such as those disclosed with reference to the connection of assembly 30 to package body 41 illustrated in FIG. 7 .
- Package 40 ′ also includes a quantity of underfill material 72 of a known type between active surface 12 of first semiconductor die 10 and surface 62 of carrier substrate 60 .
- FIG. 9 illustrates another embodiment of package 40 ′′, which includes a substantially planar carrier substrate 60 with an assembly 30 of a first semiconductor die 10 and second semiconductor die 20 electrically connected and secured thereto.
- Package 40 ′′ also includes a quantity of encapsulant material 74 disposed over first semiconductor die 10 and in contact with surface 62 of carrier substrate 60 so as to encapsulate and seal assembly 30 .
- encapsulant material 74 is a conventional “glob-top” type encapsulant, such as silicone or an epoxy.
- FIG. 10 Yet another embodiment of a package 40 ′′′ according to the present invention is illustrated in FIG. 10 .
- Package 40 ′′′ includes assembly 30 electrically connected to a carrier comprising leads 80 , such as in the illustrated leads-over-chip (LOC) arrangement.
- Package 40 ′′′ includes a molded encapsulant 82 substantially covering and encapsulating assembly 30 .
- Molded encapsulant 82 may be fabricated from known materials, such as thermoset resins (including particle-filled resins), and by known techniques, such as transfer molding processes.
- conductive structures 17 , 28 are preferably formed from a conductive material that will survive the transfer molding process, such as a conductive epoxy or a conductor-filled epoxy.
- FIGS. 11-13 depict alternative types of conductive structures that may be used in accordance with teachings of the present invention.
- FIG. 11 illustrates an assembly 130 that includes one first semiconductor die 110 and two second semiconductor dice 120 flip-chip connected thereto by way of conductive structures 128 , such as solder balls.
- Assembly 130 also includes a carrier substrate 160 upon which second semiconductor dice 120 rest and to which first semiconductor die 110 is electrically connected.
- each second semiconductor die 120 rests upon a layer of thermal grease 163 of thickness L disposed on a surface 162 of carrier substrate 160 .
- Each second semiconductor die 120 has a thickness T.
- Each conductive structure 128 extends a distance D between a plane of active surface 122 of second semiconductor die 120 and a plane of active surface 112 of first semiconductor die 110 .
- active surface 112 of first semiconductor die 110 is separated from surface 162 of carrier substrate 160 by a distance of about L+T+D.
- conductive structures 117 extending between corresponding outer bond pads 114 b and contact pads 164 preferably have a height of about L+T+D.
- a variation of an assembly 130 ′ incorporating teachings of the present invention, shown in FIG. 12 includes the same elements as assembly 130 , shown in FIG. 11 , except for conductive structures 117 . Rather, assembly 130 ′ includes conductive structures 117 ′ that include two members 117 a ′ and 117 b ′. Member 117 a ′ may be predisposed on outer bond pads 114 b of first semiconductor die 110 , while member 117 b ′ may be predisposed on contact pads 164 of carrier substrate 160 . The collective distances that members 117 a ′ and 117 b ′ protrude from active surface 112 and surface 162 , respectively, are about equal to L+T+D.
- first semiconductor die 110 is invertedly oriented and aligned over carrier substrate 160 , members 117 a ′ and 117 b ′ of each conductive structure 117 ′ are aligned and abut one another.
- integral conductive structures 117 ′ that electrically connect corresponding outer bond pads 114 b and contact pads 164 to each other are formed.
- FIG. 13 depicts another variation of an assembly 130 ′′ according to the present invention, which again includes the same elements as assembly 130 , shown in FIG. 11 , with the exception of conductive structures 117 .
- assembly 130 ′′ includes conductive structures 117 ′′ with more than two members, 117 a ′′, 117 b ′′, 117 c ′′, etc.
- Members 117 a ′′ and 117 c ′′ may comprise conductive structures that are predisposed on outer bond pads 114 b and their corresponding contact pads 164 , respectively.
- Members 117 b ′′ may be formed by the process illustrated in FIGS. 14-17 , or as otherwise known in the art.
- a layer 214 of an electrically insulative support material such as a polymer (e.g., a polyimide), is applied to a surface 213 of a substantially planar conductive layer 212 including a conductive material that will adhere to the conductive materials of members 117 a ′′ and 117 c ′′ ( FIG. 13 ) during reflow of the conductive materials or otherwise, as known in the art.
- Polymeric layer 214 may be applied to conductive layer 212 by known processes, such as by spray-on techniques, spin-on techniques, or by other techniques for forming layers from polymeric materials.
- Conductive layer 212 may include a single layer of conductive material or more than one sublayer of conductive material.
- conductive layer 212 is patterned to form members 117 b ′′ in desired locations on polymeric layer 214 .
- Members 117 b ′′ are each preferably sized and positioned so as to facilitate alignment thereof with corresponding members 117 a ′′ and 117 c ′′ ( FIG. 13 ).
- Conductive layer 212 may be patterned as known in the art, such as by use of photomask and etch processes.
- a layer 216 of an electrically insulative support material such as a polymer (e.g., polyimide or polyester, such as the polyester film marketed by E. I. du Pont De Nemours and Company of Wilmington, Del. as MYLAR®) or other material that may be removed without damaging conductive structures 117 ′′ ( FIG.
- each member 117 b ′′ may then be disposed laterally adjacent at least a portion of each member 117 b ′′ so as to support same upon removal of polymeric layer 214 therefrom.
- Members 117 b ′′ and layers 214 and 216 collectively form a conductive mating structure 210 .
- the structure 210 shown in FIG. 15 may also be fabricated by disposing preformed members 117 b ′′ on a layer 214 of an electrically nonconductive polymeric material, with members 117 b ′′ being secured to polymeric layer 214 by adhesion of the material thereof or with a separate adhesive material. Layer 216 may then be formed as described above.
- polymeric layer 214 is at least partially removed so as to at least partially expose ends 118 of members 117 b ′′. Ends 218 of layers 214 and 216 that are alignable with second semiconductor dice 120 upon assembly are also removed so as to form through structure 210 slots 220 configured to receive second semiconductor dice 120 ( FIG. 17 ).
- carrier substrate 160 and the assembly of first and second semiconductor dice 110 , 120 are assembled with structure 210 disposed therebetween.
- corresponding members 117 a ′′, 117 b ′′, and 117 c ′′ of each conductive structure 117 ′′ are in substantial alignment and second semiconductor dice 120 are received by corresponding slots 220 .
- Corresponding members 117 a ′′, 117 b ′′, and 117 c ′′ may be secured so as to electrically communicate with one another by known processes, such as by reflowing the conductive material or materials thereof.
- the remainders of layers 214 ( FIG. 16 ) and 216 may then be removed from assembly 130 ′′ or remain therein.
Abstract
A method for assembling semiconductor dice includes orienting at least one second semiconductor die with the active surface thereof facing the active surface of a first semiconductor die. A structure on an active surface of one of the semiconductor dice may interact with a peripheral edge or other feature of another of the semiconductor dice to facilitate alignment of corresponding bond pads of the semiconductor dice. Corresponding bond pads of the first and at least one second semiconductor dice are connected. For example, conductive structures may be formed or placed between the corresponding bond pads. Bond pads of the first semiconductor die that are laterally beyond an outer periphery of each second semiconductor die may be electrically connected to corresponding contacts.
Description
- This application is a continuation of application Ser. No. 09/944,487, filed Aug. 30, 2001, now U.S. Pat. No. 6,984,544, issued Jan. 10, 2006, which application is a divisional of application Ser. No. 09/615,009, filed Jul. 12, 2000, now U.S. Pat. No. 6,525,413, issued Feb. 25, 2003.
- 1. Field of the Invention
- The present invention relates generally to multi-chip modules and, particularly, to multi-chip modules including a first semiconductor die with one or more other semiconductor dice connected directly thereto in a flip-chip fashion. The present invention also relates to methods for assembling these multi-chip modules. In addition, the present invention relates to semiconductor device packages including the inventive multi-chip modules and to methods for forming such packages.
- 2. State of the Art
- Accompanying the trend toward manufacturing computers and other electronic devices of ever increasing speed and ever decreasing size is the need for semiconductor device components of ever increasing capabilities and, thus, having an increased number of features that consume the same or a lesser amount of space.
- Multi-chip modules are one example of an approach that has been taken in the semiconductor device industry to increase the feature density of semiconductor devices. Known multi-chip modules typically include a plurality of semiconductor dice that may be electrically connected to one another indirectly by way of carrier substrates to which each of the dice are electrically connected.
- U.S. Pat. No. 5,914,535 (hereinafter “the '535 patent”), issued to Brandenburg on Jun. 22, 1999, discloses a multi-chip module including a daughter board with several semiconductor dice flip-chip bonded thereto. The daughter board includes contact pads located outside of a periphery of an area where the semiconductor dice are flip-chip bonded to facilitate flip-chip connection of the multi-chip module to a mother board with the dice of the multi-chip module being located between the daughter board and the mother board.
- Another type of multi-chip module is disclosed in U.S. Pat. No. 5,719,436 (hereinafter “the '436 patent”) and U.S. Pat. No. 5,793,101 (hereinafter “the '101 patent”), issued to Kuhn on Feb. 17, 1998 and Aug. 11, 1998, respectively. Both the '436 and '101 patents disclose packaged multi-chip modules that include a plurality of semiconductor dice. Each package includes a substrate bearing conductive traces, to which each of the semiconductor dice are electrically connected. The semiconductor dice may be electrically connected to the substrate by way of wire bonding or flip-chip bonding. The substrate, which may comprise a flex circuit, wraps around and is supported by both surfaces of a die paddle. The conductive traces of the substrate are electrically connected to leads by bond wires. Bond pads of the semiconductor dice may also be directly electrically connected to the leads of the package.
- U.S. Pat. RE 36,613, issued to Ball on Mar. 14, 2000, discloses a multi-chip module including stacked semiconductor dice. While the dice are stacked one on top of another, they are not directly connected to one another, but rather to leads of a package including the multi-chip module.
- Other types of multi-chip modules that include one or more semiconductor dice that are flip-chip bonded to a carrier are also known. None of these multi-chip modules, however, include semiconductor dice that are directly flip-chip bonded to one another with the subsequent assembly then being flip-chip mounted to a substrate.
- Keeping in mind the trend toward faster computers and other electronic devices, the use of intermediate conductive elements, such as wire bonds, and the conductive traces of carrier substrates to electrically connect the semiconductor dice of a multi-chip module is somewhat undesirable since the electrical paths of these types of connections are typically lengthy and, consequently, limit the speed with which the semiconductor dice of the multi-chip module may communicate with one another. The affects that these types of connections in conventional multi-chip modules have on the speed at which an electronic device, such as a computer, operates are particularly undesirable when one of the semiconductor dice of the multi-chip module is a microprocessor and the other semiconductor dice of the multi-chip module are semiconductor devices with which the microprocessor should quickly communicate.
- The so-called system-on-a-chip (SOC) has been developed to increase the speed with which two semiconductor devices, such as a logic device (e.g., a microprocessor) and a memory device, communicate. Each of the semiconductor devices of a SOC structure are fabricated on the same substrate, providing very short connections with reduced contact resistance between two or more devices. The speed with which the two devices communicate is, therefore, increased relative to the speeds with which the separate semiconductor devices of conventional assemblies communicate.
- While system-on-a-chip technology provides much quicker communication between different semiconductor devices, the fabrication processes that are used to make different types of semiconductor devices, such as logic and memory devices, differ significantly. In fact, the best processes to fabricate similar structures on different types of semiconductor devices may be very different. Moreover, the organization and locations of structures on different types of semiconductor devices may also differ significantly. Thus, it is not only difficult to merge two or more processes to facilitate the simultaneous fabrication of two or more different types of semiconductor devices on the same substrate, such simultaneous fabrication also requires process compromises for one or more of the types of semiconductor devices being fabricated, which may increase fabrication costs and decrease the performance of one or more of the different types of simultaneously fabricated semiconductor devices.
- Accordingly, there is a need for a multi-chip module with increased speed of communication between the semiconductor dice thereof, the semiconductor dice of which may be fabricated by existing processes.
- The present invention includes an assembly of a first semiconductor die and at least one second semiconductor die. Each second semiconductor die of the assembly is flip-chip bonded to the first semiconductor die thereof. The assembly may also include a carrier substrate configured to have the first semiconductor die connected thereto in a flip-chip fashion.
- The first semiconductor die includes bond pads arranged in an array over an active surface thereof. While some of the bond pads of the first semiconductor die are arranged on the active surface thereof so as to correspond to a footprint of bond pads of each second semiconductor die, others of the bond pads of the first semiconductor die are positioned so as to be exposed laterally beyond outer peripheries of one or more second semiconductor dice upon assembly thereof with the first semiconductor die. Each of the bond pads of the first semiconductor die that corresponds to a bond pad of a second semiconductor die may be recessed relative to the active surface so as to facilitate alignment and electrical connection with conductive structures protruding from the bond pads of the second semiconductor die. Each of the other, outer bond pads of the first semiconductor die, which may also be recessed relative to the active surface, may have protruding therefrom a conductive structure. Exemplary conductive structures include, but are not limited to, balls, bumps, columns, and pillars of conductive material, such as a solder, another metal or metal alloy, a conductive epoxy, a conductor-filled epoxy, or a z-axis conductive elastomer. These conductive structures facilitate electrical connection of an assembly including the first semiconductor die to a carrier for such an assembly. The first semiconductor die may be a microprocessor die or a die of any other known semiconductor device type.
- Each second semiconductor die includes an active surface with a plurality of bond pads thereon. The bond pads of each second semiconductor die may be arranged on the active surface thereof in any manner known in the art, but are preferably disposed across the surface of each second semiconductor die in an array. The bond pads of each second semiconductor die are positioned so as to align with corresponding bond pads of the first semiconductor die upon orienting the second semiconductor die with the active surface thereof facing the active surface of the first semiconductor die. The bond pads of each second semiconductor die may be recessed relative to the active surface thereof so as to at least partially receive and align conductive structures with the bond pads. Each bond pad of each second semiconductor die may have a conductive structure secured thereto and protruding therefrom so as to facilitate electrical communication between first and second semiconductor dice upon assembly and electrical connection thereof. Semiconductor devices that may be used as a second semiconductor die include, without limitation, dynamic random access memories (DRAMs), static random access memories (SRAMs), other types of memory devices, ancillary or logic devices, and other known types of semiconductor devices.
- The assembly may also include an alignment structure on the active surface of the first semiconductor die. The alignment structure preferably protrudes from the active surface of the first semiconductor die and includes at least one member configured to guide at least two adjoined peripheral edges of a second semiconductor die so as to facilitate the alignment of bond pads of the second semiconductor die with corresponding bond pads of the first semiconductor die upon orientation of the first and second semiconductor dice with the active surfaces thereof facing each other. The alignment structure thereby facilitates the formation of short, reliable electrical connections between corresponding bond pads of the first and second semiconductor dice. Each member of the alignment structure is preferably formed from an electrically insulative material and may be fabricated by known processes, such as by use of a photoresist, other photoimageable polymers, stereolithographic techniques, or by forming and patterning a layer of material on the active surface of the first semiconductor die. One or more alignment structures may also, or in the alternative, be disposed on a surface of a carrier, such as a carrier substrate, to facilitate the alignment of outer bond pads of the first semiconductor die with contact pads on the surface of the carrier upon orientation of the first semiconductor die with the active surface thereof facing the surface of the carrier.
- The contact pads of the carrier are arranged on a surface thereof so as to correspond with a footprint of other, outer bond pads of the first semiconductor die that are to be located laterally beyond an outer periphery of a second semiconductor die upon assembly of the second semiconductor die with the first semiconductor die. Accordingly, the contact pads of the carrier are so located as to facilitate the flip-chip type connection of the first semiconductor die to the carrier. The carrier may also include, formed in the surface thereof, at least one recess configured and located to at least partially receive a corresponding second semiconductor die.
- The first semiconductor die and each second semiconductor die to be electrically connected therewith may be assembled by orienting each second semiconductor die with the bond pads thereof in alignment with corresponding bond pads of the first semiconductor die. In such orienting, the active surfaces of the first and second semiconductor dice are facing one another. Bumps or other conductive structures on bond pads of one of the first and second semiconductor dice may be received by recesses of the other of the first and second semiconductor dice to facilitate alignment and electrical connection of the corresponding bond pads of the first and second semiconductor dice. Alternatively, or in addition, the orientation of each second semiconductor die relative to the first semiconductor die may be effected by way of an alignment structure protruding from the active surface of the first semiconductor die. Once each second semiconductor die has been properly oriented relative to the first semiconductor die, corresponding bond pads of the first and second semiconductor dice may be electrically connected by way of forming flip-chip type connections utilizing the conductive structures.
- The assembly of semiconductor dice flip-chip bonded to one another may then be assembled with a carrier by orienting the active surface of the first semiconductor die over the surface of the carrier, with the outer bond pads of the first semiconductor die and the corresponding contact pads of the carrier in substantial alignment. Each recess formed in the surface of the carrier may also receive the corresponding second semiconductor die during orientation of the first semiconductor die over the carrier. Again, orientation of the first semiconductor die over the carrier may be facilitated by alignment structures protruding from the surface of the carrier. Once the first semiconductor die has been properly oriented over the carrier, the outer bond pads of the first semiconductor die and the corresponding contact pads of the carrier may be electrically connected to one another by way of known flip-chip type connections.
- Alternatively, the first semiconductor die, at least one second semiconductor die, and the carrier substrate may be assembled by disposing each second semiconductor die in a corresponding recess of the carrier substrate and orienting the first semiconductor die over each second semiconductor die and the carrier substrate so as to align the bond pads thereof with corresponding bond pads of each second semiconductor die and with corresponding contact pads of the carrier. Electrical connections between bond pads of the first semiconductor die and the corresponding bond pads of each second semiconductor die may be formed substantially simultaneously with the electrical connections between the outer bond pads of the first semiconductor die and the corresponding contact pads of the carrier.
- Once the semiconductor dice and the carrier have been assembled, at least the electrical connections between the first semiconductor die and each second semiconductor die connected thereto, as well as the connections between the first semiconductor die and the carrier, may be protected with an encapsulant material. For example, an underfill material may be introduced between the first semiconductor die and the carrier. As another example, known encapsulation techniques, such as transfer molding or the use of glob-top encapsulant materials, may be used to substantially cover and encapsulate the first and second semiconductor dice.
- Other features and advantages of the present invention will become apparent to those of skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.
-
FIG. 1 is a cross-sectional representation of a first semiconductor die that may be used in assemblies and packages incorporating teachings of the present invention; -
FIG. 2 is a cross-sectional representation of a second semiconductor die useful in assemblies and packages incorporating teachings of the present invention; -
FIG. 3 is a cross-sectional representation of an assembly including the first semiconductor die shown inFIG. 1 and the second semiconductor die shown inFIG. 2 prior to the formation of electrical connections between the corresponding bond pads of the first and second semiconductor dice; -
FIG. 4 is a cross-sectional representation of the assembly shown inFIG. 3 with corresponding bond pads of the first and second semiconductor dice being electrically connected to each other; -
FIG. 5 is a side view of a first semiconductor die, such as that shown inFIG. 1 , with an alignment structure protruding from an active surface thereof; -
FIG. 6 is a top view of the first semiconductor die and a variation of an alignment structure on an active surface of the first semiconductor die, showing use of the alignment structure to align a second semiconductor die, depicted in phantom, with the first semiconductor die; -
FIG. 7 is a cross-sectional representation of a package including the assembly shown inFIG. 4 , a package body to which the assembly is electrically connected, and a package lid; -
FIG. 8 is a cross-sectional representation of another embodiment of a package incorporating teachings of the present invention and including the assembly depicted inFIG. 4 , a carrier substrate to which the assembly is electrically connected, and an underfill material between at least a portion of the first semiconductor die and the adjacent portion of the carrier substrate; -
FIG. 9 is a cross-sectional representation of another embodiment of a package according to the present invention, including the assembly depicted inFIG. 4 , a carrier substrate to which the assembly is electrically connected, and a glob-top type encapsulant disposed over the first semiconductor die; -
FIG. 10 is a cross-sectional representation of another embodiment of a package of the present invention, which includes the assembly depicted inFIG. 4 , leads to which the assembly is electrically connected, and a molded package covering the assembly; -
FIG. 11 is a cross-sectional representation of an assembly including a first semiconductor die with two second semiconductor dice flip-chip connected thereto, the first semiconductor die being flip-chip connected to a carrier substrate with conductive structures that each include a single member; -
FIG. 12 is a cross-sectional representation of an assembly including a first semiconductor die with two second semiconductor dice flip-chip connected thereto, the first semiconductor die being flip-chip connected to a carrier substrate with conductive structures that each include two members; -
FIG. 13 is a cross-sectional representation of an assembly including a first semiconductor die with two second semiconductor dice flip-chip connected thereto, the first semiconductor die being flip-chip connected to a carrier substrate with conductive structures that each include three members; -
FIGS. 14-16 illustrate an exemplary method for fabricating a conductive mating structure to facilitate fabrication of the assembly shown inFIG. 13 ; and -
FIG. 17 is a cross-sectional representation of the use of the conductive mating structure depicted inFIG. 16 to form the assembly depicted inFIG. 13 . - With reference to
FIG. 1 , a first semiconductor die 10 that is useful in an assembly 30 (seeFIG. 4 ) incorporating teachings of the present invention is illustrated. First semiconductor die 10 includes anactive surface 12 to whichbond pads bond pads 14 are recessed relative toactive surface 12 and are each laterally surrounded by an upwardly extendingalignment wall 16.Alignment wall 16 is preferably configured to receive a conductive structure, such as a ball, bump, column, or pillar of conductive material, such as a metal, a metal alloy, a conductive epoxy, a conductor-filled epoxy, or a z-axis conductive elastomer. Whilealignment walls 16 are depicted as being substantially flat and extending at an angle relative to a plane of first semiconductor die 10, shaped (i.e., curved or stepped) or textured alignment walls, as well as vertically extending alignment walls, are also within the scope of the present invention. Alternatively,bond pads 14 may be substantially flush with or protrude somewhat fromactive surface 12 of first semiconductor die 10. -
Outer bond pads 14 b of first semiconductor die 10 may haveconductive structures 17 secured thereto and protruding therefrom.Conductive structures 17 facilitate communication between first semiconductor die 10 and a carrier to which first semiconductor die 10 or an assembly including first semiconductor die 10 is electrically connected. - Referring now to
FIG. 2 , a second semiconductor die 20 that may be used in assembly 30 (seeFIG. 4 ) is illustrated. Second semiconductor die 20 includesbond pads 24 arranged on anactive surface 22 thereof.Bond pads 24 are positioned uponactive surface 22 so as to align withcorresponding bond pads 14 a of first semiconductor die 10 upon orientation of second semiconductor die 20 over first semiconductor die 10, withactive surface 22 facingactive surface 12.Bond pads 24 of second semiconductor die 20 may be recessed relative toactive surface 22 similarly tobond pads 14 of first semiconductor die 10. Accordingly,bond pads 24 of second semiconductor die 20 may each be laterally surrounded by a generally upwardly extendingalignment wall 26, similar toalignment walls 16 of first semiconductor die 10. As shown inFIG. 2 , eachbond pad 24 of second semiconductor die 20 has aconductive structure 28 secured thereto. The illustratedconductive structures 28 are solder bumps. Other known types ofconductive structures 28 are also within the scope of the present invention, including, without limitation, balls, bumps, columns, or pillars of conductive materials such as metals, metal alloys, conductive epoxies, conductor-filled epoxies, or z-axis conductive elastomers. Alternatively,conductive structures 28 may be secured tocorresponding bond pads 14 a of first semiconductor die 10. - As illustrated in
FIG. 3 , a second semiconductor die 20 is oriented over first semiconductor die 10 withactive surface 22 of second semiconductor die 20 facingactive surface 12 of first semiconductor die 10. Asbond pads 24 of second semiconductor die 20 are aligned withcorresponding bond pads 14 of first semiconductor die 10, thesecorresponding bond pads alignment walls 16 of first semiconductor die 10 receiveconductive structures 28 protruding from second semiconductor die 20.Conductive structures 28 may be electrically connected tocorresponding bond pads 14 of first semiconductor die 10 as known in the art, such as by reflowing the conductive material thereof, to provide an electrically connectedassembly 30 of first semiconductor die 10 and at least one second semiconductor die 20, such as that depicted inFIG. 4 . - As corresponding
bond pads conductive structures 28, the physical lengths of electrical circuits includingconductive structures 28 are much shorter than the physical lengths of circuits including wire bonds or conductive traces of carrier substrates, as have been employed in conventional multi-chip modules. Accordingly, first semiconductor die 10 may communicate with connected semiconductor dice, such as second semiconductor die 20, at much faster rates than are possible with conventional multi-chip modules. - As shown in
FIG. 5 , first semiconductor die 10 may have analignment structure 18 secured toactive surface 12 thereof.Alignment structure 18 is preferably configured to guide at least two adjoined peripheral edges of another semiconductor die during orientation thereof uponactive surface 12 of first semiconductor die 10. -
FIG. 6 illustrates the use ofalignment structure 18 to properly alignbond pads 24 of a second semiconductor die 20 (FIG. 2 ) relative tocorresponding bond pads 14 a of first semiconductor die 10 upon orientation of second semiconductor die 20 over first semiconductor die 10 withactive surface 22 facingactive surface 12. As shown inFIG. 6 ,alignment structure 18 includes twomembers 19.Alignment structures 18, however, with other numbers or configurations ofmembers 19 that are configured to guide two or more adjoiningperipheral edges 21 of second semiconductor die 20 are also within the scope of the present invention. - Each
member 19 ofalignment structure 18 may be fabricated by known processes. For example,members 19 ofalignment structure 18 may be fabricated directly uponactive surface 12 of first semiconductor die 10 by forming a material layer, such as a layer of glass, silicon dioxide, or silicon nitride by known processes, onactive surface 12 and patterning the material layer, also by known processes. As another example, a photoimageable material, such as a photoresist or a polyimide, may be disposed onactive surface 12 of first semiconductor die 10 and patterned by known photoimaging processes. In another example of the fabrication ofalignment structure 18,members 19 thereof may be formed by known stereolithography techniques, such as that disclosed in U.S. patent application Ser. No. 09/259,142, filed on Feb. 26, 1999, and assigned to the assignee of the invention disclosed and claimed herein, the disclosure of which is hereby incorporated by this reference in its entirety. When stereolithography is employed to fabricatemembers 19 ofalignment structure 18, one or more layers of substantially unconsolidated material, such as a photoimageable polymer, or “photopolymer,” may be formed and at least partially selectively consolidated. Ifmember 19 includes a plurality of layers, the layers are at least partially superimposed over one another, contiguous with one another, and mutually adhered to each other. Of course, stereolithography may be used to fabricatealignment structures 18 directly onactive surface 12 or separately from first semiconductor die 10, in which case eachmember 19 ofalignment structure 18 may subsequently be secured toactive surface 12 as known in the art, such as by use of an appropriate adhesive material. -
FIGS. 7-10 illustrate exemplary packages that include anassembly 30 of a first semiconductor die 10 and a second semiconductor die 20. - As illustrated in
FIG. 7 , one embodiment of apackage 40 includesassembly 30, apackage body 41, which is also referred to herein as a carrier substrate, configured to receiveassembly 30 and to be electrically connected thereto, and apackage lid 50 configured to be assembled withpackage body 41 so as to encloseassembly 30 withinpackage 40. As illustrated,package body 41 includes a recessedsurface 42 laterally bounded by upwardly extendingperipheral walls 43.Peripheral walls 43 define areceptacle 44 configured to receiveassembly 30.Surface 42 carriescontact pads 45 that are arranged thereon so as to align with correspondingouter bond pads 14 b of first semiconductor die 10 upon introduction ofassembly 30 intoreceptacle 44 withactive surface 12 of first semiconductor die 10 facingsurface 42 ofpackage body 41. Contactpads 45 are electrically connected toconductive traces 46 that are carried bypackage body 41 and, in turn, electrically connected to terminals or other connective elements (not shown) that facilitate communication betweensemiconductor dice package 40 and external components (not shown). As an alternative to the embodiment of first semiconductor die 10 depicted inFIG. 1 ,conductive structures 17 may be secured tocorresponding contact pads 45 ofpackage body 41, rather than toouter bond pads 14 b of first semiconductor die 10. - As shown,
package body 41 also includes adie receptacle 47 recessed insurface 42. Diereceptacle 47 is located and configured to at least partially receive a second semiconductor die 20 ofassembly 30. Each diereceptacle 47 may include therein a quantity ofthermal grease 48 of a known type to facilitate the transfer of heat away from second semiconductor die 20 during operation thereof.Thermal grease 48 may also be used to secure second semiconductor die 20 orassembly 30 to a carrier, such aspackage body 41, prior to the bonding ofouter bond pads 14 b to theircorresponding contact pads 45 withconductive structures 17. - If the depth of
die receptacle 47 is substantially equal to the thickness of second semiconductor die 20 (not including the distanceconductive structures 28 protrude fromactive surface 22 thereof),conductive structures 28 may protrude fromactive surface 22 of second semiconductor die 20 substantially the same distance thatconductive structures 17 protrude fromactive surface 12 of first semiconductor die 10. Of course, the distance thatconductive structures 17 protrude fromactive surface 12 of first semiconductor die 10 is preferably sufficient to permitconductive structures 17 to contactcorresponding contact pads 45 upon orientation of first semiconductor die 10 invertedly overpackage body 41 or another carrier. - Following orientation of
assembly 30 withinreceptacle 44 and relative to packagebody 41,assembly 30 may be electrically connected to packagebody 41 by reflowingconductive structures 17 protruding fromouter bond pads 14 b to secure conductive structures to contactpads 45 corresponding toouter bond pads 14 b, or as otherwise known in the art. - Once
assembly 30 has been disposed withinreceptacle 44 and electrically connected to packagebody 41,lid 50 may be disposed overreceptacle 44 so as to encloseassembly 30 withinpackage 40.Lid 50 may be secured to packagebody 41 as known in the art, such as by use of adhesives or mechanically. - An alternative method for electrically connecting
assembly 30 to packagebody 41 includes orienting a second semiconductor die 20 in each diereceptacle 47 ofpackage body 41 withactive surface 22 facing intoreceptacle 44. A first semiconductor die 10 is invertedly oriented withinreceptacle 44 withactive surface 12 thereof facingsurface 42 ofpackage body 41 andactive surface 22 of second semiconductor die 20. During such orientation,bond pads 24 andcorresponding bond pads 14 a, as well asouter bond pads 14 b and corresponding contact pads ofpackage body 41 are aligned.Conductive structures bond pads 24 andcorresponding bond pads 14 a and betweenouter bond pads 14 b andcorresponding contact pads 45 as known in the art, such as by reflowing the conductive materials ofconductive structures second semiconductor dice assembly 30 andpackage body 41, may be substantially simultaneously formed. - Referring now to
FIG. 8 , another embodiment of apackage 40′ incorporating teachings of the present invention is illustrated.Package 40′ includes a substantiallyplanar carrier substrate 60.Carrier substrate 60 includes asurface 62 upon whichcontact pads 64 are carried. Conductive traces 66 that communicate withcorresponding contact pads 64 are also carried bycarrier substrate 60 and lead to external conductive elements (not shown) to facilitate communication between anassembly 30 electrically connected tocarrier substrate 60 and external components (not shown).Carrier substrate 60 may also include at least onereceptacle 70 recessed insurface 62. Eachreceptacle 70 is preferably located and configured so as to at least partially receive a second semiconductor die 20 of anassembly 30 upon orientation ofassembly 30 overcarrier substrate 60 withactive surface 12 of first semiconductor die 10 facingsurface 62 ofcarrier substrate 60.Assembly 30 may be electrically connected and secured tocarrier substrate 60 by known processes, such as those disclosed with reference to the connection ofassembly 30 to packagebody 41 illustrated inFIG. 7 .Package 40′ also includes a quantity ofunderfill material 72 of a known type betweenactive surface 12 of first semiconductor die 10 andsurface 62 ofcarrier substrate 60. -
FIG. 9 illustrates another embodiment ofpackage 40″, which includes a substantiallyplanar carrier substrate 60 with anassembly 30 of a first semiconductor die 10 and second semiconductor die 20 electrically connected and secured thereto.Package 40″ also includes a quantity ofencapsulant material 74 disposed over first semiconductor die 10 and in contact withsurface 62 ofcarrier substrate 60 so as to encapsulate and sealassembly 30. As illustrated,encapsulant material 74 is a conventional “glob-top” type encapsulant, such as silicone or an epoxy. - Yet another embodiment of a
package 40′″ according to the present invention is illustrated inFIG. 10 .Package 40′″ includesassembly 30 electrically connected to a carrier comprising leads 80, such as in the illustrated leads-over-chip (LOC) arrangement.Package 40′″ includes a moldedencapsulant 82 substantially covering and encapsulatingassembly 30. Moldedencapsulant 82 may be fabricated from known materials, such as thermoset resins (including particle-filled resins), and by known techniques, such as transfer molding processes. Thus,conductive structures -
FIGS. 11-13 depict alternative types of conductive structures that may be used in accordance with teachings of the present invention. -
FIG. 11 illustrates anassembly 130 that includes one first semiconductor die 110 and twosecond semiconductor dice 120 flip-chip connected thereto by way ofconductive structures 128, such as solder balls.Assembly 130 also includes acarrier substrate 160 upon whichsecond semiconductor dice 120 rest and to which first semiconductor die 110 is electrically connected. - As illustrated, each second semiconductor die 120 rests upon a layer of
thermal grease 163 of thickness L disposed on asurface 162 ofcarrier substrate 160. Each second semiconductor die 120 has a thickness T. Eachconductive structure 128 extends a distance D between a plane ofactive surface 122 of second semiconductor die 120 and a plane ofactive surface 112 of first semiconductor die 110. Thus,active surface 112 of first semiconductor die 110 is separated fromsurface 162 ofcarrier substrate 160 by a distance of about L+T+D. Accordingly, in order to connectouter bond pads 114 b of first semiconductor die 110 andcorresponding contact pads 164 ofcarrier substrate 160,conductive structures 117 extending between correspondingouter bond pads 114 b andcontact pads 164 preferably have a height of about L+T+D. - A variation of an
assembly 130′ incorporating teachings of the present invention, shown inFIG. 12 , includes the same elements asassembly 130, shown inFIG. 11 , except forconductive structures 117. Rather, assembly 130′ includesconductive structures 117′ that include twomembers 117 a′ and 117 b′.Member 117 a′ may be predisposed onouter bond pads 114 b of first semiconductor die 110, whilemember 117 b′ may be predisposed oncontact pads 164 ofcarrier substrate 160. The collective distances thatmembers 117 a′ and 117 b′ protrude fromactive surface 112 andsurface 162, respectively, are about equal to L+T+D. As first semiconductor die 110 is invertedly oriented and aligned overcarrier substrate 160,members 117 a′ and 117 b′ of eachconductive structure 117′ are aligned and abut one another. Upon reflowing the conductive material ofmembers 117 a′ and 117 b′ or otherwise securingcorresponding members 117 a′ and 117 b′ to one another, integralconductive structures 117′ that electrically connect correspondingouter bond pads 114 b andcontact pads 164 to each other are formed. -
FIG. 13 depicts another variation of anassembly 130″ according to the present invention, which again includes the same elements asassembly 130, shown inFIG. 11 , with the exception ofconductive structures 117. In place of conductive structures 117 (FIG. 11 ),assembly 130″ includesconductive structures 117″ with more than two members, 117 a″, 117 b″, 117 c″, etc. -
Members 117 a″ and 117 c″ may comprise conductive structures that are predisposed onouter bond pads 114 b and theircorresponding contact pads 164, respectively.Members 117 b″ may be formed by the process illustrated inFIGS. 14-17 , or as otherwise known in the art. - With reference to
FIG. 14 , alayer 214 of an electrically insulative support material, such as a polymer (e.g., a polyimide), is applied to asurface 213 of a substantially planarconductive layer 212 including a conductive material that will adhere to the conductive materials ofmembers 117 a″ and 117 c″ (FIG. 13 ) during reflow of the conductive materials or otherwise, as known in the art.Polymeric layer 214 may be applied toconductive layer 212 by known processes, such as by spray-on techniques, spin-on techniques, or by other techniques for forming layers from polymeric materials.Conductive layer 212 may include a single layer of conductive material or more than one sublayer of conductive material. - As shown in
FIG. 15 ,conductive layer 212 is patterned to formmembers 117 b″ in desired locations onpolymeric layer 214.Members 117 b″ are each preferably sized and positioned so as to facilitate alignment thereof withcorresponding members 117 a″ and 117 c″ (FIG. 13 ).Conductive layer 212 may be patterned as known in the art, such as by use of photomask and etch processes. Alayer 216 of an electrically insulative support material, such as a polymer (e.g., polyimide or polyester, such as the polyester film marketed by E. I. du Pont De Nemours and Company of Wilmington, Del. as MYLAR®) or other material that may be removed without damagingconductive structures 117″ (FIG. 13 ) or any of the other components ofassembly 130, may then be disposed laterally adjacent at least a portion of eachmember 117 b″ so as to support same upon removal ofpolymeric layer 214 therefrom.Members 117 b″ and layers 214 and 216 collectively form aconductive mating structure 210. - The
structure 210 shown inFIG. 15 may also be fabricated by disposing preformedmembers 117 b″ on alayer 214 of an electrically nonconductive polymeric material, withmembers 117 b″ being secured topolymeric layer 214 by adhesion of the material thereof or with a separate adhesive material.Layer 216 may then be formed as described above. - Turning now to
FIG. 16 , in preparation for electrically connecting first semiconductor die 110 to carrier substrate 160 (FIG. 13 ),polymeric layer 214 is at least partially removed so as to at least partially expose ends 118 ofmembers 117 b″.Ends 218 oflayers second semiconductor dice 120 upon assembly are also removed so as to form throughstructure 210slots 220 configured to receive second semiconductor dice 120 (FIG. 17 ). - As illustrated in
FIG. 17 ,carrier substrate 160 and the assembly of first andsecond semiconductor dice structure 210 disposed therebetween. Upon such assembly, correspondingmembers 117 a″, 117 b″, and 117 c″ of eachconductive structure 117″ are in substantial alignment andsecond semiconductor dice 120 are received by correspondingslots 220. Correspondingmembers 117 a″, 117 b″, and 117 c″ may be secured so as to electrically communicate with one another by known processes, such as by reflowing the conductive material or materials thereof. The remainders of layers 214 (FIG. 16 ) and 216 may then be removed fromassembly 130″ or remain therein. - As the lengths of
conductive structures 17 and 28 (see, e.g.,FIGS. 4 and 7 ) and, thus, the distances betweencorresponding bond pads outer bond pads 14 b and theircorresponding contact pads 45 are relatively short, the speed with which signals may be conveyed between these corresponding pairs of bond pads and contact pads is also increased. This proximity relative to lengthy connections between bond pads or between bond pads and contact pads in conventional multi-chip modules may beneficially facilitate the conveyance of signals of limited signal swing, with reduced signal rise and fall times, between connected semiconductor devices, further increasing the operation of anassembly 30 includingmultiple dice semiconductor dice - Although the foregoing description contains many specifics, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some of the presently preferred embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. Features from different embodiments may be employed in combination. The scope of the invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions and modifications to the invention as disclosed herein which fall within the meaning and scope of the claims are to be embraced thereby.
Claims (21)
1. A method for interconnecting at least two semiconductor dice, comprising:
orienting a first semiconductor die and at least one second semiconductor die with active surfaces thereof facing each other with an alignment structure that is disposed on the active surface of the first semiconductor die and that interacts with a peripheral edge of the at least one second semiconductor die;
electrically connecting at least some bond pads of the first semiconductor die and corresponding bond pads of the at least one second semiconductor die.
2. The method of claim 1 , wherein orienting comprises orienting the at least one second semiconductor die over at least some bond pads of the first semiconductor die.
3. The method of claim 1 , wherein orienting includes orienting the first semiconductor die and the at least one second semiconductor die so that other bond pads of the first semiconductor die are exposed beyond a peripheral edge of the second semiconductor die.
4. The method of claim 1 , wherein orienting the first semiconductor die and the at least one second semiconductor die includes orienting a logic device with another semiconductor device.
5. The method of claim 4 , wherein orienting the logic device with another semiconductor device includes orienting a logic device with at least one memory device.
6. The method of claim 1 , wherein electrically connecting comprises providing conductive structures between aligned bond pads of the first semiconductor die and the at least one second semiconductor die.
7. The method of claim 1 , further comprising:
orienting the first semiconductor die and a carrier with the active surface thereof facing the carrier; and
electrically connecting other bond pads of the first semiconductor die and corresponding contacts of the carrier.
8. The method of claim 7 , wherein orienting the first semiconductor die and the carrier comprises orienting the first semiconductor die with the active surface thereof facing a carrier substrate with the plurality of contacts comprising contact pads.
9. The method of claim 8 , wherein orienting the first semiconductor die and the carrier comprises orienting the first semiconductor die with a carrier that includes at least one recess in a surface thereof.
10. The method of claim 9 , wherein orienting the first semiconductor die and the carrier includes at least partially disposing the at least the at least one second semiconductor die in the at least one recess.
11. The method of claim 9 , wherein:
providing the carrier comprises providing a carrier including a recess with a ledge therein and contacts exposed at the ledge; and
orienting the first semiconductor die and the carrier comprises orienting the first semiconductor die within the recess with the active surface of the first semiconductor die facing the carrier and the ledge.
12. The method of claim 11 , further comprising:
positioning a cover over the recess and the first and at least one second semiconductor dice therein.
13. The method of claim 7 , wherein orienting the first semiconductor die and the carrier comprises orienting the first semiconductor die with leads that correspond to each of the other bond pads.
14. The method of claim 7 , wherein electrically connecting the other bond pads of the first semiconductor die to the corresponding contacts of the carrier comprises disposing conductive elements between the other bond pads and the corresponding contacts.
15. The method of claim 7 , wherein orienting the first semiconductor die and the carrier comprises orienting a first semiconductor die with a first member of a conductive element secured to each other bond pad thereof and a carrier with a second member of the conductive element secured to each corresponding contact thereof.
16. The method of claim 15 , further comprising:
aligning at least the first and second members of the conductive element.
17. The method of claim 16 , further comprising:
securing at least the first and second members of the conductive element to each other.
18. The method of claim 17 , wherein securing comprises providing a conductive mating structure between the first and second members of the conductive element.
19. The method of claim 7 , further comprising:
disposing a quantity of encapsulant material over at least the active surface of the first semiconductor die.
20. The method of claim 19 , wherein disposing the quantity of encapsulant material comprises introducing underfill material between the first semiconductor die and the carrier.
21. The method of claim 19 , wherein disposing the quantity of encapsulant material comprises substantially covering the first semiconductor die.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/325,294 US20060115929A1 (en) | 2000-07-12 | 2006-01-04 | Die-to-die connection method and assemblies and packages including dice so connected |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/615,009 US6525413B1 (en) | 2000-07-12 | 2000-07-12 | Die to die connection method and assemblies and packages including dice so connected |
US09/944,487 US6984544B2 (en) | 2000-07-12 | 2001-08-30 | Die to die connection method and assemblies and packages including dice so connected |
US11/325,294 US20060115929A1 (en) | 2000-07-12 | 2006-01-04 | Die-to-die connection method and assemblies and packages including dice so connected |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/944,487 Continuation US6984544B2 (en) | 2000-07-12 | 2001-08-30 | Die to die connection method and assemblies and packages including dice so connected |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060115929A1 true US20060115929A1 (en) | 2006-06-01 |
Family
ID=24463622
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/615,009 Expired - Lifetime US6525413B1 (en) | 2000-07-12 | 2000-07-12 | Die to die connection method and assemblies and packages including dice so connected |
US09/944,487 Expired - Fee Related US6984544B2 (en) | 2000-07-12 | 2001-08-30 | Die to die connection method and assemblies and packages including dice so connected |
US10/382,025 Expired - Lifetime US6906408B2 (en) | 2000-07-12 | 2003-03-05 | Assemblies and packages including die-to-die connections |
US11/325,294 Abandoned US20060115929A1 (en) | 2000-07-12 | 2006-01-04 | Die-to-die connection method and assemblies and packages including dice so connected |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/615,009 Expired - Lifetime US6525413B1 (en) | 2000-07-12 | 2000-07-12 | Die to die connection method and assemblies and packages including dice so connected |
US09/944,487 Expired - Fee Related US6984544B2 (en) | 2000-07-12 | 2001-08-30 | Die to die connection method and assemblies and packages including dice so connected |
US10/382,025 Expired - Lifetime US6906408B2 (en) | 2000-07-12 | 2003-03-05 | Assemblies and packages including die-to-die connections |
Country Status (1)
Country | Link |
---|---|
US (4) | US6525413B1 (en) |
Families Citing this family (125)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100246366B1 (en) * | 1997-12-04 | 2000-03-15 | 김영환 | Area array type semiconductor package and fabrication method of the same |
US6524346B1 (en) * | 1999-02-26 | 2003-02-25 | Micron Technology, Inc. | Stereolithographic method for applying materials to electronic component substrates and resulting structures |
WO2001073843A1 (en) * | 2000-03-29 | 2001-10-04 | Rohm Co., Ltd. | Semiconductor device |
US7774219B1 (en) | 2000-04-28 | 2010-08-10 | Microsoft Corporation | Long running transaction integration with selective dehydration and selective compensation |
US6525413B1 (en) * | 2000-07-12 | 2003-02-25 | Micron Technology, Inc. | Die to die connection method and assemblies and packages including dice so connected |
JP2002270762A (en) * | 2001-03-09 | 2002-09-20 | Sony Corp | Semiconductor device |
JP4091838B2 (en) * | 2001-03-30 | 2008-05-28 | 富士通株式会社 | Semiconductor device |
DE10120917C1 (en) * | 2001-04-27 | 2002-11-28 | Infineon Technologies Ag | Arrangement with at least two centered stacked semiconductor chips |
US20030048624A1 (en) * | 2001-08-22 | 2003-03-13 | Tessera, Inc. | Low-height multi-component assemblies |
US7332819B2 (en) * | 2002-01-09 | 2008-02-19 | Micron Technology, Inc. | Stacked die in die BGA package |
US6674647B2 (en) * | 2002-01-07 | 2004-01-06 | International Business Machines Corporation | Low or no-force bump flattening structure and method |
US6867500B2 (en) * | 2002-04-08 | 2005-03-15 | Micron Technology, Inc. | Multi-chip module and methods |
SG127684A1 (en) * | 2002-08-19 | 2006-12-29 | Micron Technology Inc | Packaged microelectronic component assemblies |
US7253510B2 (en) | 2003-01-16 | 2007-08-07 | International Business Machines Corporation | Ball grid array package construction with raised solder ball pads |
US6853064B2 (en) * | 2003-05-12 | 2005-02-08 | Micron Technology, Inc. | Semiconductor component having stacked, encapsulated dice |
US20040262368A1 (en) * | 2003-06-26 | 2004-12-30 | Haw Tan Tzyy | Ball grid array solder joint reliability |
KR20050001159A (en) * | 2003-06-27 | 2005-01-06 | 삼성전자주식회사 | Multi-chip package having a plurality of flip chips and fabrication method thereof |
WO2005001933A2 (en) * | 2003-06-28 | 2005-01-06 | Infineon Technologies Ag | Multichip semi-conductor component and method for the production thereof |
US8269329B2 (en) * | 2003-07-24 | 2012-09-18 | Via Technologies, Inc. | Multi-chip package |
TWI313048B (en) * | 2003-07-24 | 2009-08-01 | Via Tech Inc | Multi-chip package |
US7203387B2 (en) * | 2003-09-10 | 2007-04-10 | Agency For Science, Technology And Research | VLSI-photonic heterogeneous integration by wafer bonding |
US20050104171A1 (en) * | 2003-11-13 | 2005-05-19 | Benson Peter A. | Microelectronic devices having conductive complementary structures and methods of manufacturing microelectronic devices having conductive complementary structures |
US7525199B1 (en) * | 2004-05-21 | 2009-04-28 | Sun Microsystems, Inc | Packaging for proximity communication positioned integrated circuits |
US20060027899A1 (en) * | 2004-06-25 | 2006-02-09 | Tessera, Inc. | Structure with spherical contact pins |
US7553680B2 (en) * | 2004-08-09 | 2009-06-30 | Delphi Technologies, Inc. | Methods to provide and expose a diagnostic connector on overmolded electronic packages |
US20060038272A1 (en) * | 2004-08-17 | 2006-02-23 | Texas Instruments Incorporated | Stacked wafer scale package |
US7454105B2 (en) * | 2004-11-22 | 2008-11-18 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Passive alignment using elastic averaging in optoelectronics applications |
KR100650732B1 (en) | 2004-12-28 | 2006-11-27 | 주식회사 하이닉스반도체 | stacked chip package |
TWI260060B (en) * | 2005-01-21 | 2006-08-11 | Phoenix Prec Technology Corp | Chip electrical connection structure and fabrication method thereof |
US7230333B2 (en) | 2005-04-21 | 2007-06-12 | International Rectifier Corporation | Semiconductor package |
US20060261498A1 (en) * | 2005-05-17 | 2006-11-23 | Micron Technology, Inc. | Methods and apparatuses for encapsulating microelectronic devices |
US7671478B2 (en) * | 2005-09-02 | 2010-03-02 | Honeywell International Inc. | Low height vertical sensor packaging |
US7576995B2 (en) * | 2005-11-04 | 2009-08-18 | Entorian Technologies, Lp | Flex circuit apparatus and method for adding capacitance while conserving circuit board surface area |
US8067267B2 (en) * | 2005-12-23 | 2011-11-29 | Tessera, Inc. | Microelectronic assemblies having very fine pitch stacking |
US7508058B2 (en) * | 2006-01-11 | 2009-03-24 | Entorian Technologies, Lp | Stacked integrated circuit module |
US20070158821A1 (en) * | 2006-01-11 | 2007-07-12 | Leland Szewerenko | Managed memory component |
US7608920B2 (en) * | 2006-01-11 | 2009-10-27 | Entorian Technologies, Lp | Memory card and method for devising |
US20070164416A1 (en) * | 2006-01-17 | 2007-07-19 | James Douglas Wehrly | Managed memory component |
US7791192B1 (en) * | 2006-01-27 | 2010-09-07 | Xilinx, Inc. | Circuit for and method of implementing a capacitor in an integrated circuit |
US7663232B2 (en) * | 2006-03-07 | 2010-02-16 | Micron Technology, Inc. | Elongated fasteners for securing together electronic components and substrates, semiconductor device assemblies including such fasteners, and accompanying systems |
US7682869B2 (en) * | 2006-03-23 | 2010-03-23 | Micron Technology, Inc. | Method of packaging integrated circuit devices using preformed carrier |
US20070262429A1 (en) * | 2006-05-15 | 2007-11-15 | Staktek Group, L.P. | Perimeter stacking system and method |
US9299634B2 (en) * | 2006-05-16 | 2016-03-29 | Broadcom Corporation | Method and apparatus for cooling semiconductor device hot blocks and large scale integrated circuit (IC) using integrated interposer for IC packages |
US9013035B2 (en) * | 2006-06-20 | 2015-04-21 | Broadcom Corporation | Thermal improvement for hotspots on dies in integrated circuit packages |
US7468553B2 (en) * | 2006-10-20 | 2008-12-23 | Entorian Technologies, Lp | Stackable micropackages and stacked modules |
US20080164605A1 (en) * | 2007-01-08 | 2008-07-10 | United Microelectronics Corp. | Multi-chip package |
US7833456B2 (en) * | 2007-02-23 | 2010-11-16 | Micron Technology, Inc. | Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece |
SG147330A1 (en) | 2007-04-19 | 2008-11-28 | Micron Technology Inc | Semiconductor workpiece carriers and methods for processing semiconductor workpieces |
US8723332B2 (en) | 2007-06-11 | 2014-05-13 | Invensas Corporation | Electrically interconnected stacked die assemblies |
US8367471B2 (en) | 2007-06-15 | 2013-02-05 | Micron Technology, Inc. | Semiconductor assemblies, stacked semiconductor devices, and methods of manufacturing semiconductor assemblies and stacked semiconductor devices |
US20080315407A1 (en) * | 2007-06-20 | 2008-12-25 | Vertical Circuits, Inc. | Three-dimensional circuitry formed on integrated circuit device using two-dimensional fabrication |
TWI395273B (en) * | 2007-07-13 | 2013-05-01 | 矽品精密工業股份有限公司 | Multichip stack structure and method for fabricating the same |
US7799608B2 (en) * | 2007-08-01 | 2010-09-21 | Advanced Micro Devices, Inc. | Die stacking apparatus and method |
WO2009035849A2 (en) | 2007-09-10 | 2009-03-19 | Vertical Circuits, Inc. | Semiconductor die mount by conformal die coating |
US8487428B2 (en) * | 2007-11-20 | 2013-07-16 | Fujitsu Limited | Method and system for providing a reliable semiconductor assembly |
JP5425404B2 (en) * | 2008-01-18 | 2014-02-26 | 東京エレクトロン株式会社 | Method for processing amorphous carbon film and method for manufacturing semiconductor device using the same |
US20090184416A1 (en) * | 2008-01-22 | 2009-07-23 | Yinon Degani | MCM packages |
CN103325764B (en) | 2008-03-12 | 2016-09-07 | 伊文萨思公司 | Support the electrical interconnection die assemblies installed |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
US7863159B2 (en) * | 2008-06-19 | 2011-01-04 | Vertical Circuits, Inc. | Semiconductor die separation method |
US8420722B2 (en) * | 2008-07-10 | 2013-04-16 | Electronics And Telecommunications Research Institute | Composition and methods of forming solder bump and flip chip using the same |
US20100102457A1 (en) * | 2008-10-28 | 2010-04-29 | Topacio Roden R | Hybrid Semiconductor Chip Package |
US7979813B2 (en) * | 2009-01-15 | 2011-07-12 | Micrel, Inc. | Chip-scale package conversion technique for dies |
US20100244276A1 (en) * | 2009-03-25 | 2010-09-30 | Lsi Corporation | Three-dimensional electronics package |
CN102473697B (en) * | 2009-06-26 | 2016-08-10 | 伊文萨思公司 | The electrical interconnection of the stacked die of tortuous configuration |
US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process |
TWI544604B (en) | 2009-11-04 | 2016-08-01 | 英維瑟斯公司 | Stacked die assembly having reduced stress electrical interconnects |
US8198131B2 (en) * | 2009-11-18 | 2012-06-12 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor device packages |
US8299633B2 (en) * | 2009-12-21 | 2012-10-30 | Advanced Micro Devices, Inc. | Semiconductor chip device with solder diffusion protection |
TWI408785B (en) * | 2009-12-31 | 2013-09-11 | Advanced Semiconductor Eng | Semiconductor package |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
US20130026609A1 (en) * | 2010-01-18 | 2013-01-31 | Marvell World Trade Ltd. | Package assembly including a semiconductor substrate with stress relief structure |
US20110175218A1 (en) * | 2010-01-18 | 2011-07-21 | Shiann-Ming Liou | Package assembly having a semiconductor substrate |
US20110186960A1 (en) | 2010-02-03 | 2011-08-04 | Albert Wu | Techniques and configurations for recessed semiconductor substrates |
TWI419283B (en) | 2010-02-10 | 2013-12-11 | Advanced Semiconductor Eng | Package structure |
TWI411075B (en) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US8624374B2 (en) | 2010-04-02 | 2014-01-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof |
US8278746B2 (en) | 2010-04-02 | 2012-10-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages including connecting elements |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
TWI451546B (en) | 2010-10-29 | 2014-09-01 | Advanced Semiconductor Eng | Stacked semiconductor package, semiconductor package thereof and method for making a semiconductor package |
US20120193788A1 (en) | 2011-01-31 | 2012-08-02 | Advanced Micro Devices, Inc. | Stacked semiconductor chips packaging |
US9171792B2 (en) | 2011-02-28 | 2015-10-27 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages having a side-by-side device arrangement and stacking functionality |
KR101128063B1 (en) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
US8580594B2 (en) | 2011-08-09 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a semiconductor device having recessed bonding site |
US8404520B1 (en) | 2011-10-17 | 2013-03-26 | Invensas Corporation | Package-on-package assembly with wire bond vias |
CN103988300A (en) * | 2011-12-22 | 2014-08-13 | 英特尔公司 | 3D integrated circuit package with through-mold first level interconnects |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US11291146B2 (en) | 2014-03-07 | 2022-03-29 | Bridge Semiconductor Corp. | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same |
US10354984B2 (en) | 2015-05-27 | 2019-07-16 | Bridge Semiconductor Corporation | Semiconductor assembly with electromagnetic shielding and thermally enhanced characteristics and method of making the same |
US10121768B2 (en) | 2015-05-27 | 2018-11-06 | Bridge Semiconductor Corporation | Thermally enhanced face-to-face semiconductor assembly with built-in heat spreader and method of making the same |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US20150380392A1 (en) * | 2014-06-27 | 2015-12-31 | Apple Inc. | Package with memory die and logic die interconnected in a face-to-face configuration |
US9356001B2 (en) | 2014-10-02 | 2016-05-31 | HGST Netherlands B.V. | Semiconductor device with at least one voltage-guided conductive filament |
US10515884B2 (en) * | 2015-02-17 | 2019-12-24 | Advanced Semiconductor Engineering, Inc. | Substrate having a conductive structure within photo-sensitive resin |
US20160240457A1 (en) * | 2015-02-18 | 2016-08-18 | Altera Corporation | Integrated circuit packages with dual-sided stacking structure |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) * | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9721880B2 (en) * | 2015-12-15 | 2017-08-01 | Intel Corporation | Integrated circuit package structures |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
KR102609714B1 (en) * | 2016-04-27 | 2023-12-05 | 엘지전자 주식회사 | Sensor |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10510721B2 (en) | 2017-08-11 | 2019-12-17 | Advanced Micro Devices, Inc. | Molded chip combination |
US10593628B2 (en) | 2018-04-24 | 2020-03-17 | Advanced Micro Devices, Inc. | Molded die last chip combination |
US10672712B2 (en) | 2018-07-30 | 2020-06-02 | Advanced Micro Devices, Inc. | Multi-RDL structure packages and methods of fabricating the same |
US10923430B2 (en) | 2019-06-30 | 2021-02-16 | Advanced Micro Devices, Inc. | High density cross link die with polymer routing layer |
Citations (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3777221A (en) * | 1972-12-18 | 1973-12-04 | Ibm | Multi-layer circuit package |
US5014161A (en) * | 1985-07-22 | 1991-05-07 | Digital Equipment Corporation | System for detachably mounting semiconductors on conductor substrate |
US5291061A (en) * | 1993-04-06 | 1994-03-01 | Micron Semiconductor, Inc. | Multi-chip stacked devices |
US5302778A (en) * | 1992-08-28 | 1994-04-12 | Eastman Kodak Company | Semiconductor insulation for optical devices |
US5435734A (en) * | 1991-10-09 | 1995-07-25 | Chow; Vincent | Direct integrated circuit interconnector system |
US5477082A (en) * | 1994-01-11 | 1995-12-19 | Exponential Technology, Inc. | Bi-planar multi-chip module |
US5477086A (en) * | 1993-04-30 | 1995-12-19 | Lsi Logic Corporation | Shaped, self-aligning micro-bump structures |
US5532519A (en) * | 1994-09-14 | 1996-07-02 | International Business Machines Corporation | Cube wireability enhancement with chip-to-chip alignment and thickness control |
US5535101A (en) * | 1992-11-03 | 1996-07-09 | Motorola, Inc. | Leadless integrated circuit package |
US5559444A (en) * | 1991-06-04 | 1996-09-24 | Micron Technology, Inc. | Method and apparatus for testing unpackaged semiconductor dice |
US5561328A (en) * | 1991-06-24 | 1996-10-01 | Digital Equipment Corporation | Photo-definable template for semiconductor chip alignment |
US5573320A (en) * | 1995-03-15 | 1996-11-12 | Shearer; Brian R. | Enclosed seat for video game play |
US5719436A (en) * | 1995-03-13 | 1998-02-17 | Intel Corporation | Package housing multiple semiconductor dies |
US5767580A (en) * | 1993-04-30 | 1998-06-16 | Lsi Logic Corporation | Systems having shaped, self-aligning micro-bump structures |
US5777345A (en) * | 1996-01-03 | 1998-07-07 | Intel Corporation | Multi-chip integrated circuit package |
US5790839A (en) * | 1996-12-20 | 1998-08-04 | International Business Machines Corporation | System integration of DRAM macros and logic cores in a single chip architecture |
US5883814A (en) * | 1997-03-13 | 1999-03-16 | International Business Machines Corporation | System-on-chip layout compilation |
US5900676A (en) * | 1996-08-19 | 1999-05-04 | Samsung Electronics Co., Ltd. | Semiconductor device package structure having column leads and a method for production thereof |
US5914535A (en) * | 1997-02-10 | 1999-06-22 | Delco Electronics Corporation | Flip chip-on-flip chip multi-chip module |
US5973924A (en) * | 1996-09-09 | 1999-10-26 | Intel Corporation | Symmetric multi-processor-package design |
US5977640A (en) * | 1998-06-26 | 1999-11-02 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
US6064120A (en) * | 1997-08-21 | 2000-05-16 | Micron Technology, Inc. | Apparatus and method for face-to-face connection of a die face to a substrate with polymer electrodes |
US6100593A (en) * | 1998-02-27 | 2000-08-08 | Advanced Micro Devices, Inc. | Multiple chip hybrid package using bump technology |
US6150724A (en) * | 1998-03-02 | 2000-11-21 | Motorola, Inc. | Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces |
US6222246B1 (en) * | 1999-01-08 | 2001-04-24 | Intel Corporation | Flip-chip having an on-chip decoupling capacitor |
US6232667B1 (en) * | 1999-06-29 | 2001-05-15 | International Business Machines Corporation | Technique for underfilling stacked chips on a cavity MLC module |
US6238949B1 (en) * | 1999-06-18 | 2001-05-29 | National Semiconductor Corporation | Method and apparatus for forming a plastic chip on chip package module |
US6239366B1 (en) * | 1999-01-28 | 2001-05-29 | United Microelectronics Corp. | Face-to-face multi-chip package |
US6251488B1 (en) * | 1999-05-05 | 2001-06-26 | Optomec Design Company | Precision spray processes for direct write electronic components |
US6259962B1 (en) * | 1999-03-01 | 2001-07-10 | Objet Geometries Ltd. | Apparatus and method for three dimensional model printing |
US6268584B1 (en) * | 1998-01-22 | 2001-07-31 | Optomec Design Company | Multiple beams and nozzles to increase deposition rate |
US6310403B1 (en) * | 2000-08-31 | 2001-10-30 | Motorola, Inc. | Method of manufacturing components and component thereof |
US6317333B1 (en) * | 1997-08-28 | 2001-11-13 | Mitsubishi Denki Kabushiki Kaisha | Package construction of semiconductor device |
US6376915B1 (en) * | 1999-02-26 | 2002-04-23 | Rohm Co., Ltd | Semiconductor device and semiconductor chip |
US6391251B1 (en) * | 1999-07-07 | 2002-05-21 | Optomec Design Company | Forming structures from CAD solid models |
US6392309B1 (en) * | 1995-08-25 | 2002-05-21 | Sony Corporation | Semiconductor device including solid state imaging device |
US6403882B1 (en) * | 1997-06-30 | 2002-06-11 | International Business Machines Corporation | Protective cover plate for flip chip assembly backside |
US20020171177A1 (en) * | 2001-03-21 | 2002-11-21 | Kritchman Elisha M. | System and method for printing and supporting three dimensional objects |
US6524882B2 (en) * | 2000-04-04 | 2003-02-25 | Sony Corporation | Method of producing p-type nitride based III-V compound semiconductor and method of fabricating semiconductor device using the same |
US6549821B1 (en) * | 1999-02-26 | 2003-04-15 | Micron Technology, Inc. | Stereolithographic method and apparatus for packaging electronic components and resulting structures |
US20030102566A1 (en) * | 1999-02-26 | 2003-06-05 | Farnworth Warren M. | Stereolithographic method for applying materials to electronic component substrates and resulting structures |
US20030111727A1 (en) * | 2001-12-18 | 2003-06-19 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device and printed wired board for mounting the same |
US20030151167A1 (en) * | 2002-01-03 | 2003-08-14 | Kritchman Eliahu M. | Device, system and method for accurate printing of three dimensional objects |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3524346A (en) * | 1968-07-15 | 1970-08-18 | Pan American Petroleum Corp | Geochemical prospecting method |
US4937653A (en) | 1988-07-21 | 1990-06-26 | American Telephone And Telegraph Company | Semiconductor integrated circuit chip-to-chip interconnection scheme |
JPH04243173A (en) | 1991-01-17 | 1992-08-31 | Nec Corp | Electrostrictive effect element |
JPH05151617A (en) | 1991-11-29 | 1993-06-18 | Matsushita Electric Ind Co Ltd | Optical information recording medium and manufacture thereof |
JPH06151617A (en) | 1992-11-02 | 1994-05-31 | Hitachi Ltd | Semiconductor device assembling method and semiconductor device |
US5773320A (en) | 1995-11-13 | 1998-06-30 | Asea Brown Boveri Ag | Method for producing a power semiconductor module |
US6525413B1 (en) * | 2000-07-12 | 2003-02-25 | Micron Technology, Inc. | Die to die connection method and assemblies and packages including dice so connected |
-
2000
- 2000-07-12 US US09/615,009 patent/US6525413B1/en not_active Expired - Lifetime
-
2001
- 2001-08-30 US US09/944,487 patent/US6984544B2/en not_active Expired - Fee Related
-
2003
- 2003-03-05 US US10/382,025 patent/US6906408B2/en not_active Expired - Lifetime
-
2006
- 2006-01-04 US US11/325,294 patent/US20060115929A1/en not_active Abandoned
Patent Citations (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3777221A (en) * | 1972-12-18 | 1973-12-04 | Ibm | Multi-layer circuit package |
US5014161A (en) * | 1985-07-22 | 1991-05-07 | Digital Equipment Corporation | System for detachably mounting semiconductors on conductor substrate |
US5559444A (en) * | 1991-06-04 | 1996-09-24 | Micron Technology, Inc. | Method and apparatus for testing unpackaged semiconductor dice |
US5561328A (en) * | 1991-06-24 | 1996-10-01 | Digital Equipment Corporation | Photo-definable template for semiconductor chip alignment |
US5435734A (en) * | 1991-10-09 | 1995-07-25 | Chow; Vincent | Direct integrated circuit interconnector system |
US5302778A (en) * | 1992-08-28 | 1994-04-12 | Eastman Kodak Company | Semiconductor insulation for optical devices |
US5535101A (en) * | 1992-11-03 | 1996-07-09 | Motorola, Inc. | Leadless integrated circuit package |
US5291061A (en) * | 1993-04-06 | 1994-03-01 | Micron Semiconductor, Inc. | Multi-chip stacked devices |
US5767580A (en) * | 1993-04-30 | 1998-06-16 | Lsi Logic Corporation | Systems having shaped, self-aligning micro-bump structures |
US5477086A (en) * | 1993-04-30 | 1995-12-19 | Lsi Logic Corporation | Shaped, self-aligning micro-bump structures |
US5558271A (en) * | 1993-04-30 | 1996-09-24 | Lsi Logic Corporation | Shaped, self-aligning micro-bump structures |
US5477082A (en) * | 1994-01-11 | 1995-12-19 | Exponential Technology, Inc. | Bi-planar multi-chip module |
US5532519A (en) * | 1994-09-14 | 1996-07-02 | International Business Machines Corporation | Cube wireability enhancement with chip-to-chip alignment and thickness control |
US5793101A (en) * | 1995-03-13 | 1998-08-11 | Intel Corporation | Package housing multiple semiconductor dies |
US5719436A (en) * | 1995-03-13 | 1998-02-17 | Intel Corporation | Package housing multiple semiconductor dies |
US5573320A (en) * | 1995-03-15 | 1996-11-12 | Shearer; Brian R. | Enclosed seat for video game play |
US6392309B1 (en) * | 1995-08-25 | 2002-05-21 | Sony Corporation | Semiconductor device including solid state imaging device |
US5777345A (en) * | 1996-01-03 | 1998-07-07 | Intel Corporation | Multi-chip integrated circuit package |
US5900676A (en) * | 1996-08-19 | 1999-05-04 | Samsung Electronics Co., Ltd. | Semiconductor device package structure having column leads and a method for production thereof |
US5973924A (en) * | 1996-09-09 | 1999-10-26 | Intel Corporation | Symmetric multi-processor-package design |
US5790839A (en) * | 1996-12-20 | 1998-08-04 | International Business Machines Corporation | System integration of DRAM macros and logic cores in a single chip architecture |
US5914535A (en) * | 1997-02-10 | 1999-06-22 | Delco Electronics Corporation | Flip chip-on-flip chip multi-chip module |
US5883814A (en) * | 1997-03-13 | 1999-03-16 | International Business Machines Corporation | System-on-chip layout compilation |
US6403882B1 (en) * | 1997-06-30 | 2002-06-11 | International Business Machines Corporation | Protective cover plate for flip chip assembly backside |
US6064120A (en) * | 1997-08-21 | 2000-05-16 | Micron Technology, Inc. | Apparatus and method for face-to-face connection of a die face to a substrate with polymer electrodes |
US6317333B1 (en) * | 1997-08-28 | 2001-11-13 | Mitsubishi Denki Kabushiki Kaisha | Package construction of semiconductor device |
US6268584B1 (en) * | 1998-01-22 | 2001-07-31 | Optomec Design Company | Multiple beams and nozzles to increase deposition rate |
US6100593A (en) * | 1998-02-27 | 2000-08-08 | Advanced Micro Devices, Inc. | Multiple chip hybrid package using bump technology |
US6150724A (en) * | 1998-03-02 | 2000-11-21 | Motorola, Inc. | Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces |
US5977640A (en) * | 1998-06-26 | 1999-11-02 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
US6222246B1 (en) * | 1999-01-08 | 2001-04-24 | Intel Corporation | Flip-chip having an on-chip decoupling capacitor |
US6239366B1 (en) * | 1999-01-28 | 2001-05-29 | United Microelectronics Corp. | Face-to-face multi-chip package |
US6549821B1 (en) * | 1999-02-26 | 2003-04-15 | Micron Technology, Inc. | Stereolithographic method and apparatus for packaging electronic components and resulting structures |
US6376915B1 (en) * | 1999-02-26 | 2002-04-23 | Rohm Co., Ltd | Semiconductor device and semiconductor chip |
US20030102566A1 (en) * | 1999-02-26 | 2003-06-05 | Farnworth Warren M. | Stereolithographic method for applying materials to electronic component substrates and resulting structures |
US6259962B1 (en) * | 1999-03-01 | 2001-07-10 | Objet Geometries Ltd. | Apparatus and method for three dimensional model printing |
US6251488B1 (en) * | 1999-05-05 | 2001-06-26 | Optomec Design Company | Precision spray processes for direct write electronic components |
US6238949B1 (en) * | 1999-06-18 | 2001-05-29 | National Semiconductor Corporation | Method and apparatus for forming a plastic chip on chip package module |
US6232667B1 (en) * | 1999-06-29 | 2001-05-15 | International Business Machines Corporation | Technique for underfilling stacked chips on a cavity MLC module |
US6391251B1 (en) * | 1999-07-07 | 2002-05-21 | Optomec Design Company | Forming structures from CAD solid models |
US6524882B2 (en) * | 2000-04-04 | 2003-02-25 | Sony Corporation | Method of producing p-type nitride based III-V compound semiconductor and method of fabricating semiconductor device using the same |
US6310403B1 (en) * | 2000-08-31 | 2001-10-30 | Motorola, Inc. | Method of manufacturing components and component thereof |
US20020171177A1 (en) * | 2001-03-21 | 2002-11-21 | Kritchman Elisha M. | System and method for printing and supporting three dimensional objects |
US20030111727A1 (en) * | 2001-12-18 | 2003-06-19 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device and printed wired board for mounting the same |
US20030151167A1 (en) * | 2002-01-03 | 2003-08-14 | Kritchman Eliahu M. | Device, system and method for accurate printing of three dimensional objects |
Also Published As
Publication number | Publication date |
---|---|
US6525413B1 (en) | 2003-02-25 |
US20030160321A1 (en) | 2003-08-28 |
US6906408B2 (en) | 2005-06-14 |
US6984544B2 (en) | 2006-01-10 |
US20020006686A1 (en) | 2002-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6984544B2 (en) | Die to die connection method and assemblies and packages including dice so connected | |
US7619313B2 (en) | Multi-chip module and methods | |
US7846768B2 (en) | Stacked die package for peripheral and center device pad layout device | |
KR100493063B1 (en) | BGA package with stacked semiconductor chips and manufacturing method thereof | |
US8076770B2 (en) | Semiconductor device including a first land on the wiring substrate and a second land on the sealing portion | |
US6445064B1 (en) | Semiconductor device | |
US6620648B2 (en) | Multi-chip module with extension | |
US7679178B2 (en) | Semiconductor package on which a semiconductor device can be stacked and fabrication method thereof | |
US20030230801A1 (en) | Semiconductor device assemblies and packages including multiple semiconductor devices and methods | |
US7115441B2 (en) | Semiconductor package with semiconductor chips stacked therein and method of making the package | |
US20060073635A1 (en) | Three dimensional package type stacking for thinner package application | |
JP2008226863A (en) | Stack semiconductor package assembly with hollowed substrate | |
KR20050022558A (en) | BGA package, manufacturing method thereof and stacked package comprising the same | |
US8164189B2 (en) | Multi-chip semiconductor device | |
US20080237833A1 (en) | Multi-chip semiconductor package structure | |
US20080237831A1 (en) | Multi-chip semiconductor package structure | |
US7154171B1 (en) | Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor | |
KR20010063236A (en) | Stack package and manufacturing method thereof | |
KR100351922B1 (en) | Semiconductor package amd method of manufacturing the same | |
US20080237832A1 (en) | Multi-chip semiconductor package structure | |
WO2003050851A2 (en) | A semiconductor device | |
JP2002083924A (en) | Semiconductor device and its manufacturing method | |
KR20010053953A (en) | Multi chip package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |