US20060249823A1 - Semiconductor package having ultra-thin thickness and method of manufacturing the same - Google Patents

Semiconductor package having ultra-thin thickness and method of manufacturing the same Download PDF

Info

Publication number
US20060249823A1
US20060249823A1 US11/458,640 US45864006A US2006249823A1 US 20060249823 A1 US20060249823 A1 US 20060249823A1 US 45864006 A US45864006 A US 45864006A US 2006249823 A1 US2006249823 A1 US 2006249823A1
Authority
US
United States
Prior art keywords
circuit board
forming
supporter
semiconductor chip
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/458,640
Inventor
Hyeong-Seob Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US11/458,640 priority Critical patent/US20060249823A1/en
Publication of US20060249823A1 publication Critical patent/US20060249823A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/145—Organic substrates, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Definitions

  • the EMC 50 is formed by spreading the resin material on the semiconductor chip 30 and the circuit board 10 and then curing the resin material at a predetermined temperature. The EMC 50 contracts in the curing process.

Abstract

A semiconductor package having an ultra thin thickness and a method of manufacturing the same are provided. The ultra thin semiconductor package comprises a circuit board in which a through hole is formed. A semiconductor chip is located in the through hole and a connecting element electrically connects the circuit board and the semiconductor chip. An epoxy molding compound (EMC) covers the semiconductor chip and the connecting element and a supporter having a thermal expansion coefficient similar to the EMC is attached inside the through hole on a lower surface of the semiconductor chip. An external connecting terminal is attached to at least one side of the circuit board. Because of the inclusion of the supporter, warpage of the semiconductor package resulting from the curing of the EMC is prevented.

Description

  • This application is a Divisional of U.S. patent application Ser. No. 10/982,361, filed on Nov. 3, 2004, which claims the priority of Korean Patent Application No. 2003-79597, filed on Nov. 11, 2003, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a semiconductor package and a method of manufacturing the same, and more particularly, to an ultra-thin semiconductor package having a supporter that prevents warpage of the semiconductor package and a method of manufacturing the same.
  • 2. Description of the Related Art
  • Smaller and thinner semiconductor packages such as a chip scale package, a micro ball grid array package, and an ultra-thin semiconductor package have recently been developed.
  • An ultra-thin semiconductor package is disclosed in U.S. Pat. No. 6,395,579. The structure of an ultra-thin semiconductor package will now be described.
  • FIG, 1 is a cross-sectional view of a conventional semiconductor package 100 having a through hole.
  • Referring to FIG. 1, a circuit board 10 has a through hole 12 with a size similar to a chip and a semiconductor chip 30 is located in the through hole 12. The semiconductor chip 30, which is located in the through hole 12, is electrically connected to a circuit pattern 18 of the circuit board 10. Predetermined portions of the semiconductor chip 30 and the circuit board 10 are molded by an epoxy molding compound (EMC) 50 composed of a resin material. In addition, a conductive ball 60 is attached to a lower surface of the circuit board 10.
  • The semiconductor package 100 can have a thickness similar to the height of the semiconductor chip 30.
  • A resin material is generally used for the EMC 50, covering predetermined portions of the semiconductor chip 30 and predetermined portions of the circuit board 10.
  • The EMC 50 is formed by spreading the resin material on the semiconductor chip 30 and the circuit board 10 and then curing the resin material at a predetermined temperature. The EMC 50 contracts in the curing process.
  • However, as is well known to those skilled in the art, the EMC 50 formed of the resin material and the semiconductor chip 30 formed of a silicon material have different thermal expansion coefficients, and thus, they contract by different amounts in the curing process. Therefore, as illustrated by W in FIG. 1, the semiconductor chip 30 and the EMC 50 may warp due to the relatively low contraction rate of the semiconductor chip 30. This is called warpage.
  • A degree of warpage d of the semiconductor chip 30 and the EMC 50 may be 100 to 400 μm. The warpage causes the height of the semiconductor package to increase. Thus, an ultra-thin semiconductor package would not be obtained. Furthermore, cracks may occur due to the warpage of the semiconductor package.
    • SUMMARY OF THE INVENTION
  • The present invention provides a semiconductor package having an ultra-thin thickness and a method of manufacturing the same in such a way that warpage of the semiconductor package is prevented.
  • According to an aspect of the present invention, there is provided an ultra thin semiconductor package comprising a circuit board having a through hole; a semiconductor chip located in the through hole of the circuit board; a connecting element electrically connecting the circuit board and the semiconductor chip; an epoxy molding compound (EMC) covering the semiconductor chip and the connecting element; an external connecting terminal which is electrically connected to at least one side of the circuit board; and a supporter attached to a lower surface of the semiconductor chip and having a thermal expansion coefficient substantially equal to or greater than a thermal expansion coefficient of the EMC.
  • According to still another aspect of the present invention, there is provided a method of manufacturing an ultra thin semiconductor package, the method comprising providing a circuit board in which a through hole is formed; attaching a closure member to a lower surface of the circuit board, thereby covering the through hole; forming a supporter on an upper surface of the closure member; attaching a semiconductor chip having an input/output pad in its upper edge to an upper surface of the supporter; electrically connecting the input/output pad of the semiconductor chip and the circuit board; forming an epoxy molding compound (EMC) that covers at least part of the semiconductor chip, and the circuit board; attaching a solder ball to the lower surface of the circuit board; and removing the closure member, where a thermal expansion coefficient of the supporter is substantially equal to or greater than a thermal expansion coefficient of the EMC.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
  • FIG. 1 is a cross-sectional view of a conventional semiconductor package having a through hole;
  • FIG. 2 is a cross-sectional view of an ultra-thin semiconductor package having a through hole according to a first embodiment of the present invention;
  • FIG. 3 is a cross-sectional view of an ultra-thin semiconductor package according to a second embodiment of the present invention;
  • FIG. 4 is a cross-sectional view of an ultra-thin semiconductor package according to a third embodiment of the present invention;
  • FIG. 5 is a cross-sectional view of an ultra-thin semiconductor package according to a fourth embodiment of the present invention;
  • FIG. 6 is a cross-sectional view of a stacked semiconductor package using ultra-thin semiconductor packages according to a fifth embodiment of the present invention; and
  • FIGS. 7A through 7F are cross-sections illustrating a method of manufacturing an ultra-thin semiconductor package according to a sixth embodiment of the present invention.
    • DETAILED DESCRIPTION
  • The present invention will now be described more fully with reference to the accompanying drawings in which exemplary embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art. In the drawings, the forms of the elements are exaggerated for clarity. To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements.
  • FIG. 2 is a cross-section of an ultra-thin semiconductor package having a through hole according to a first embodiment of the present invention.
  • Referring to FIG. 2, a semiconductor package 200 comprises a circuit board 110 having a first surface 110 a and a second surface 110 b. The circuit board 110 is formed of a resin board 105, for instance, BT (mismaleimide triazine). A through hole 115 is formed in a predetermined portion of the circuit board 110. A circuit pattern 120 is formed in upper and lower portions of the circuit board 110 as well as through the circuit board 110. The circuit pattern 120 includes a bond finger 120 a, ball lands 120 b, and a stud 120 c. The bond finger 120 a is disposed near the through hole 115 and is formed of an Au, Ag, or metal layer. In addition, the bond finger 120 a may be formed selectively on the first surface 110 a or the second surface 110 b of the circuit board 110. The ball lands 120 b include upper and lower ball lands, which are respectively formed on the first surface 110 a and the second surface 110 b of the circuit board 110. The upper and lower ball lands 120 b, disposed opposite each other across the circuit board 110, are formed of Au, Ag, Ni, or Pd. The stud 120 c electrically connects the corresponding upper and lower ball lands 120 b.
  • A protection layer 125 covers the first and second surfaces 110 a and 110 b of the circuit board 110. The protection layer 125, formed of an insulating layer, protects the circuit pattern 120 from an external environment and prevents a short between the circuit patterns 120. However, the ball lands 120 b that are exposed and contact the external connecting terminal should not be covered by the protection layer 125.
  • A supporter 130, which has a square or tiled shape, is located in the through hole 115 and a semiconductor chip 140 is attached to an upper portion of the supporter 130 by an adhesive bonding layer 135.
  • The semiconductor chip 140 has a first surface 140 a in which an input/output pad 145 is formed and a second surface 140 b to which the supporter 130 is attached. The input/output pad 145 is formed at an edge of the first surface 140 a of the semiconductor chip 140. In addition, the input/output pad 145 may be electrically connected to the bond finger 120 a by a connecting element 150 formed of one of Au and Al or a lead extended from the bond finger 120 a.
  • The semiconductor chip 140, the connecting element 150, and the first surface 110 a of the circuit board 110 are sealed by an epoxy molding compound (EMC) 160. The EMC 160 may be a resin material.
  • The supporter 130, to which the semiconductor chip 140 is attached, prevents warpage of the semiconductor chip 140 and the EMC 160 due to the difference between thermal expansion coefficients of the EMC 160 and the semiconductor chip 140. The supporter 130 may be formed of a resin or Cu foil having a thermal expansion coefficient equal to or 1 to 10 times larger than that of the EMC 160 and having a thickness of 10 to 50 μm. It is preferable that the supporter 130 and the EMC 160 have the same thermal expansion coefficient. However, a material having a thermal expansion coefficient larger than that of the EMC 160 is more preferably used for the supporter 130 since the size and thickness of the supporter 130 are relatively smaller than the size and thickness of the EMC 160.
  • The supporter 130 should be formed in the through hole 115 in order to prevent the height of the semiconductor package 100 from increasing. For instance, if the supporter 130 occupies a predetermined region in a lower portion of the circuit board 110, the height of the semiconductor package 100 decreases by the thickness of the supporter 130. Therefore, the semiconductor package 100 is preferably located in the through hole 115.
  • Furthermore, the adhesive bonding layer 135 attaching the supporter 130 to the semiconductor chip 140 may be an adhesive sheet or paste and have a thickness to fully attach the supporter 130 and the semiconductor chip 140. The thickness of the adhesive bonding layer may be, for instance, a thickness of about 10 to 50 μm.
  • Solder balls 170, which are external connecting terminals, are attached to the lower ball lands 120 b which are formed in the second surface 110 b of the circuit board 110.
  • Referring to FIG. 3, the ultra-thin semiconductor package 300 includes a sidewall protection layer 126 on a sidewall of the through hole 115 of the circuit board 110. The sidewall protection layer 126 improves the adhesive strength between the circuit board 110 and the EMC 160. The sidewall of the through hole 115 may become uneven when forming the through hole 115 in the circuit board 110. If the sidewall of the through hole 115 is uneven, the circuit board 110 and the EMC 160 may be lifted. Therefore, the sidewall protection layer 126 having a smooth surface is formed in the sidewall of the through hole 115, and the adhesive strength between the circuit board 110 and the EMC 160 is improved. In addition, the sidewall protection layer 126 may be further connected to the protection layer 125 formed in the first surface 110 a or the second surface 110 b of the circuit board 110.
  • Referring to FIG. 4, instead of the EMC 160 that covers the entire first surface 110 a of the circuit board 110, an EMC 161 may be formed to occupy part of the circuit board 110. In this case, the protection layer 125 may be partly removed to expose the upper ball lands 120 b which are formed in the first surface 110 a of the circuit board 110.
  • Referring to FIG. 5, the supporter 130 may be disposed near the first surface 110 a of the circuit board 110. In this case, the adhesive bonding layer 135 and the semiconductor chip 140 are sequentially attached to a lower surface of the supporter 130 and the bond finger 120 a is located at the second surface 110 b of the circuit board 110. The input/output pad 145 of the semiconductor chip 140 is electrically connected to the bond finger 120 a by the connecting element 150.
  • Furthermore, a stacked semiconductor package may be formed by stacking several ultra thin semiconductor packages.
  • Referring to FIG. 6, the stacked semiconductor package 600 comprises a plurality of stacked unit packages 100 a, 100 b, 100 c and 100 d. The unit packages 100 a, 100 b, 100 c and 100 d may have the same structures. In addition, the unit packages 100 a, 100 b, 100 c and 100 d may include the semiconductor chip 140, the connecting element 150, and the EMC 161 partly covering the circuit board 110. That is, the semiconductor package, 400 and 500 of FIGS. 4 and 5 may be used.
  • The protection layer 125 expose the upper and lower ball lands 120 b of the circuit board 110 of each of the unit packages 100 a, 100 b, 100 c and 100 d such that the unit packages 100 a, 100 b, 100 c and 100 d are electrically connected. Furthermore, the upper ball lands 120 b formed on the first surface 110 a and the lower ball lands 120 b formed on the second surface 110 b in the circuit board 110 of the unit packages 100 a, 100 b, 100 c and 100 d may be aligned.
  • In addition, the unit packages 100 a, 100 b, 100 c and 100 d are electrically connected by the solder balls 170, that is, the external connecting terminals. The solder balls 170, which are located between the upper and lower ball lands 120 b, electrically connect the stacked unit packages 100 a, 100 b, 100 c and 100 d. Here, it is preferable that a height H2 of the solder ball 170 is greater than a height H1 of the EMC 160, to allow for proper stacking and connection.
  • Therefore, by attaching the supporter 130, which has a thermal expansion coefficient similar to or larger than that of the EMC 160, to a lower surface of the semiconductor chip 140, the warpage of the semiconductor chip 140 caused by curing the EMC 160 and due to the difference in thermal expansion coefficients of the semiconductor chip 140 and the EMC 160, is reduced.
  • FIGS. 7A through 7F are cross-sectional views illustrating a method of manufacturing an ultra-thin semiconductor package according to a sixth embodiment of the present invention.
  • Referring to FIG. 7A, a resin board 105 is prepared. The resin board 105 has a first surface 110 a and a second surface 110 b on an opposite side of the resin board 105 as the first surface 110 a. Then, a circuit pattern 120, which is electrically connected to each of the first and second surfaces 110 a and 110 b of the resin board 105, is formed. The forming of the circuit pattern 120 will now be explained.
  • A metal layer formed of Au, Ag, or Pd is plated on the second surface 110 b of the resin board 105 and then a predetermined portion of the metal layer is etched to form lower ball lands 120 b. In order to expose the lower ball lands 120 b, a via hole (not shown) is formed by etching a predetermined portion of the resin board 105 and then a stud 120 c is formed in the resin board 105 by filling a conductive layer inside the via hole. After plating the metal layer on the second surface 110 b of the resin board 105, upper ball lands 120 b and a bond finger 120 a are formed by etching a predetermined portion of the metal layer in order for the metal layer and the stud 120 c to contact. Here, the processes of forming the upper and lower ball lands are interchangeable. A circuit board 110 is completed by the formation of the bond finger 120 a, the ball lands 120 b and the stud 120 c.
  • A through hole 115 is formed in a predetermined portion of the circuit board 110 according to the method explained above. It is preferable that the through hole 115 has a size larger than that of a semiconductor chip 140 that will be attached to the through hole later. Here, the order of forming the circuit pattern 120 and the through hole 115 can be reversed.
  • Thereafter, a protection layer 125, for instance, a resin or insulating layer, is formed on each of the first and second surfaces 110 a and 110 b of the circuit board 110. Then, a predetermined portion of the protection layer 125 may be removed in order to expose the bond finger 120 a and the upper and lower ball lands 120 b. If the EMC 160 is formed on the whole surface of the circuit board 110, as in the ultra-thin semiconductor package 200 illustrated in FIG. 2, it is preferable that only portions of the protection layer 125 formed on the bond finger 120 a and formed on the lower ball lands 120 b are removed. In addition, in the ultra-thin semiconductor package 200 as illustrated in FIG. 3, a sidewall protection layer 126 may be formed on a sidewall of the through hole 115. The sidewall protection layer 126 may be formed in the same process as the forming the protection layer 125.
  • Referring to FIG. 7B, a closure member 128 is attached to the second surface 110 b of the circuit board 110 in order to cover the through hole 115. The closure member 128 may be slightly larger than the through hole 115 or be attached to the whole first surface 110 a of the circuit board 110. The closure member 128 is formed of an insulating layer or an ultraviolet tape that can be exfoliated by ultraviolet rays. Then, a supporter 130 is attached to an upper surface of the closure member 128. It is preferable that the supporter 130 has a thermal expansion coefficient equal to or 1 to 10 times larger than that of an EMC which will be formed hereafter. In addition, the supporter 130 may have a square shape and be built in the through hole 115. A liquid material such as a resin material may be spread on the upper surface of the closure member 128 and is subsequently cured to form the supporter 130.
  • Referring to FIG. 7C, after placing an adhesive bonding layer 135 with a thickness of 10 to 30 μm on an upper surface of the supporter 130, a semiconductor chip 140 is attached to the upper surface of the supporter 130. The adhesive bonding layer 135 may be an adhesive sheet or paste. If the supporter 130 is formed of a resin material, the semiconductor chip 140 can be attached directly to the upper surface of the supporter 130 without interposing the adhesive bonding layer 135. The semiconductor chip 140 has a first surface 140 a on which an input/output pad 145 is disposed and a second surface 140 b is attached to the upper surface of the supporter 130 such that the first surface 140 a is directed upwards.
  • Referring to FIG. 7D, the input/output pad 145 of the semiconductor chip 140 and the bond finger 120 a, which is located at an edge of the through hole 115, are connected by a wire 150.
  • Referring to FIG. 7E, in order to protect the semiconductor chip 140 and the wire 150, a resin material is spread on a predetermined portion of the first surface 110 a of the circuit board 110 and an EMC 161 is formed by carrying out a curing process with respect to the resin material at a predetermined temperature. As illustrated, the EMC 161 is formed to cover the semiconductor chip 140, the wire 150, and part of the circuit board 110. However, as in the ultra-thin semiconductor package 200 illustrated in FIG. 2, the EMC 161 may be formed on the entirety of the first surface 110 a of the circuit board 110.
  • Referring to FIG. 7F, an external connecting terminal 170, for instance, a solder ball, is attached to the second surface 110 b of the circuit board 110 such that the external connecting terminal 170 contacts the respective ball lands 120 b. Then, the circuit board 110 is separated into respective unit packages by a singulation tool such as a saw, and thereafter the closure member 128 is removed from the lower surface of the supporter 130. The process of separating the closure member 128 may be performed prior to the separating of the circuit board 110. Thus, the ultra-thin semiconductor package is completed.
  • As described above, the ultra thin semiconductor package having a built-in semiconductor chip according to exemplary embodiments of the present invention includes a supporter with a thermal expansion coefficient substantially equal to or greater than that of an EMC and is attached to a lower portion of the EMC in order to improve warpage of the semiconductor chip resulting from a the difference in thermal expansion coefficients between the semiconductor chip and the EMC.
  • Thus, when curing the EMC, a contraction rate of the EMC is offset by that of the supporter, and, bending of the semiconductor chip and the EMC, that is the warpage, is prevented.
  • The height of the ultra-thin semiconductor package does not increase since warpage of the semiconductor package is prevented. Furthermore, the supporter is formed in the through hole of the circuit board, and thus, the height of the ultra-thin semiconductor package does not increase. In addition, cracks caused by warpage are also prevented.
  • While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (7)

1. A method of manufacturing a semiconductor package, the method comprising:
forming a circuit board;
forming a through hole in the circuit board;
attaching a closure member to a lower surface of the circuit board, thereby covering the through hole;
forming a supporter on an upper surface of the closure member;
attaching a semiconductor chip to an upper surface of the supporter, the chip having an input/output on its upper edge;
electrically connecting the input/output pad of the semiconductor chip and the circuit board;
forming an epoxy molding compound (EMC) that covers at least part of the semiconductor chip, and the circuit board;
attaching a solder ball to the lower surface of the circuit board; and
removing the closure member.
2. The method of claim 1, wherein the forming the circuit board includes:
preparing a resin board having a first surface and a second surface on an opposite side of the resin board;
forming a first circuit pattern in the first surface of the resin board;
etching the resin board to form a via hole therethrough and to expose the first circuit pattern;
forming a conductive stud in the via hole; and
forming a second circuit pattern in contact with the conductive stud on the second surface of the resin board.
3. The method of claim 2, wherein forming a through hole occurs before forming the first circuit pattern in the first surface of the resin board or after forming the second circuit pattern.
4. The method of claim 2, wherein the closure member is an insulating or ultraviolet tape.
5. The method of claim 2, wherein the forming of the supporter comprises:
preparing a square plate smaller than the through hole; and
attaching the plate to an upper portion of the supporter with an adhesive.
6. The method of claim 2, wherein the forming of the supporter includes:
coating a liquid material used for a supporter on the upper surface of the closure member; and
curing the liquid material to be a square shape.
7. The method of claim 2, wherein the forming of the EMC includes:
coating a resin material on an upper portion of the semiconductor chip, the connecting element, and the circuit board; and
curing the resin material.
US11/458,640 2003-11-11 2006-07-19 Semiconductor package having ultra-thin thickness and method of manufacturing the same Abandoned US20060249823A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/458,640 US20060249823A1 (en) 2003-11-11 2006-07-19 Semiconductor package having ultra-thin thickness and method of manufacturing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR2003-79597 2003-11-11
KR10-2003-0079597A KR100510556B1 (en) 2003-11-11 2003-11-11 Semiconductor package having ultra thin thickness and method for manufacturing the same
US10/982,361 US7105919B2 (en) 2003-11-11 2004-11-03 Semiconductor package having ultra-thin thickness and method of manufacturing the same
US11/458,640 US20060249823A1 (en) 2003-11-11 2006-07-19 Semiconductor package having ultra-thin thickness and method of manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/982,361 Division US7105919B2 (en) 2003-11-11 2004-11-03 Semiconductor package having ultra-thin thickness and method of manufacturing the same

Publications (1)

Publication Number Publication Date
US20060249823A1 true US20060249823A1 (en) 2006-11-09

Family

ID=34545847

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/982,361 Expired - Fee Related US7105919B2 (en) 2003-11-11 2004-11-03 Semiconductor package having ultra-thin thickness and method of manufacturing the same
US11/458,640 Abandoned US20060249823A1 (en) 2003-11-11 2006-07-19 Semiconductor package having ultra-thin thickness and method of manufacturing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/982,361 Expired - Fee Related US7105919B2 (en) 2003-11-11 2004-11-03 Semiconductor package having ultra-thin thickness and method of manufacturing the same

Country Status (3)

Country Link
US (2) US7105919B2 (en)
JP (1) JP2005150718A (en)
KR (1) KR100510556B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100230147A1 (en) * 2006-10-24 2010-09-16 Panasonic Corporation Layered electronic circuit device
US20100289128A1 (en) * 2009-05-15 2010-11-18 Zigmund Ramirez Camacho Integrated circuit packaging system with leads and transposer and method of manufacture thereof
US20120061834A1 (en) * 2010-09-09 2012-03-15 Hynix Semiconductor Inc. Semiconductor chip, stacked chip semiconductor package including the same, and fabricating method thereof
WO2013095444A1 (en) * 2011-12-21 2013-06-27 Intel Corporation Packaged semiconductor die and cte-engineering die pair

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4271590B2 (en) * 2004-01-20 2009-06-03 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
JP4204989B2 (en) * 2004-01-30 2009-01-07 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
US8125076B2 (en) * 2004-11-12 2012-02-28 Stats Chippac Ltd. Semiconductor package system with substrate heat sink
TWI283050B (en) * 2005-02-04 2007-06-21 Phoenix Prec Technology Corp Substrate structure embedded method with semiconductor chip and the method for making the same
US7408244B2 (en) * 2005-03-16 2008-08-05 Advanced Semiconductor Engineering, Inc. Semiconductor package and stack arrangement thereof
TWI284394B (en) * 2005-05-12 2007-07-21 Advanced Semiconductor Eng Lid used in package structure and the package structure of having the same
US8546929B2 (en) * 2006-04-19 2013-10-01 Stats Chippac Ltd. Embedded integrated circuit package-on-package system
US8072059B2 (en) * 2006-04-19 2011-12-06 Stats Chippac, Ltd. Semiconductor device and method of forming UBM fixed relative to interconnect structure for alignment of semiconductor die
US7859098B2 (en) * 2006-04-19 2010-12-28 Stats Chippac Ltd. Embedded integrated circuit package system
KR100800478B1 (en) * 2006-07-18 2008-02-04 삼성전자주식회사 Stack type semiconductor package and method of fabricating the same
KR100798886B1 (en) * 2006-08-21 2008-01-29 엘지전자 주식회사 Method for manufacturing printed circuit board and printed circuit board manufactured by the same
US8304874B2 (en) * 2006-12-09 2012-11-06 Stats Chippac Ltd. Stackable integrated circuit package system
US7635913B2 (en) * 2006-12-09 2009-12-22 Stats Chippac Ltd. Stacked integrated circuit package-in-package system
US7772683B2 (en) * 2006-12-09 2010-08-10 Stats Chippac Ltd. Stacked integrated circuit package-in-package system
WO2010056210A1 (en) * 2008-11-17 2010-05-20 Advanpack Solutions Private Limited Semiconductor substrate, package and device and manufacturing methods thereof
US20110108999A1 (en) * 2009-11-06 2011-05-12 Nalla Ravi K Microelectronic package and method of manufacturing same
US8421212B2 (en) * 2010-09-22 2013-04-16 Stats Chippac Ltd. Integrated circuit packaging system with active surface heat removal and method of manufacture thereof
JP6118015B2 (en) * 2011-05-12 2017-04-19 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ Formation of through silicon vias (TSV) on silicon boards
KR101069488B1 (en) * 2011-05-13 2011-09-30 주식회사 네패스 Semiconductor package with interposer block therein
JP6216157B2 (en) * 2013-05-27 2017-10-18 新光電気工業株式会社 Electronic component device and manufacturing method thereof
WO2017023238A1 (en) 2015-07-31 2017-02-09 Hewlett-Packard Development Company, L.P. Printed circuit board to molded compound interface
KR101879933B1 (en) * 2016-05-13 2018-07-19 전자부품연구원 Semiconductor package and method for manufacturing the same
JP6693441B2 (en) * 2017-02-27 2020-05-13 オムロン株式会社 Electronic device and manufacturing method thereof
KR102468765B1 (en) * 2017-11-29 2022-11-22 삼성전자주식회사 Semiconductor package structure and semiconductor Module including the same

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4218701A (en) * 1978-07-24 1980-08-19 Citizen Watch Co., Ltd. Package for an integrated circuit having a container with support bars
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US5206794A (en) * 1991-12-20 1993-04-27 Vlsi Technology, Inc. Integrated circuit package with device and wire coat assembly
US5446620A (en) * 1990-08-01 1995-08-29 Staktek Corporation Ultra high density integrated circuit packages
US5698896A (en) * 1993-12-27 1997-12-16 Kabushiki Kaisha Toshiba High thermal conductive silicon nitride structural member, semiconductor package, heater and thermal head
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US5960536A (en) * 1995-06-29 1999-10-05 Shin-Etsu Polymer Co., Ltd. Method for the preparation of a wiring circuit board for mounting of a semiconductor
US5972736A (en) * 1994-12-21 1999-10-26 Sun Microsystems, Inc. Integrated circuit package and method
US6350664B1 (en) * 1999-09-02 2002-02-26 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US6395578B1 (en) * 1999-05-20 2002-05-28 Amkor Technology, Inc. Semiconductor package and method for fabricating the same
US6395579B2 (en) * 1999-08-31 2002-05-28 Micron Technology, Inc. Controlling packaging encapsulant leakage
US20030025199A1 (en) * 2001-08-01 2003-02-06 Chi-Chuan Wu Super low profile package with stacked dies
US6936922B1 (en) * 2003-09-26 2005-08-30 Amkor Technology, Inc. Semiconductor package structure reducing warpage and manufacturing method thereof
US7042072B1 (en) * 2002-08-02 2006-05-09 Amkor Technology, Inc. Semiconductor package and method of manufacturing the same which reduces warpage

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6447058A (en) * 1987-08-18 1989-02-21 Shinko Electric Ind Co Package for semiconductor device

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4218701A (en) * 1978-07-24 1980-08-19 Citizen Watch Co., Ltd. Package for an integrated circuit having a container with support bars
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US5273938A (en) * 1989-09-06 1993-12-28 Motorola, Inc. Method for attaching conductive traces to plural, stacked, encapsulated semiconductor die using a removable transfer film
US5446620A (en) * 1990-08-01 1995-08-29 Staktek Corporation Ultra high density integrated circuit packages
US5206794A (en) * 1991-12-20 1993-04-27 Vlsi Technology, Inc. Integrated circuit package with device and wire coat assembly
US5698896A (en) * 1993-12-27 1997-12-16 Kabushiki Kaisha Toshiba High thermal conductive silicon nitride structural member, semiconductor package, heater and thermal head
US5972736A (en) * 1994-12-21 1999-10-26 Sun Microsystems, Inc. Integrated circuit package and method
US5960536A (en) * 1995-06-29 1999-10-05 Shin-Etsu Polymer Co., Ltd. Method for the preparation of a wiring circuit board for mounting of a semiconductor
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US6395578B1 (en) * 1999-05-20 2002-05-28 Amkor Technology, Inc. Semiconductor package and method for fabricating the same
US6395579B2 (en) * 1999-08-31 2002-05-28 Micron Technology, Inc. Controlling packaging encapsulant leakage
US6350664B1 (en) * 1999-09-02 2002-02-26 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US20030025199A1 (en) * 2001-08-01 2003-02-06 Chi-Chuan Wu Super low profile package with stacked dies
US7042072B1 (en) * 2002-08-02 2006-05-09 Amkor Technology, Inc. Semiconductor package and method of manufacturing the same which reduces warpage
US6936922B1 (en) * 2003-09-26 2005-08-30 Amkor Technology, Inc. Semiconductor package structure reducing warpage and manufacturing method thereof

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100230147A1 (en) * 2006-10-24 2010-09-16 Panasonic Corporation Layered electronic circuit device
US8093505B2 (en) * 2006-10-24 2012-01-10 Panasonic Corporation Layered electronic circuit device
US20100289128A1 (en) * 2009-05-15 2010-11-18 Zigmund Ramirez Camacho Integrated circuit packaging system with leads and transposer and method of manufacture thereof
US8786063B2 (en) * 2009-05-15 2014-07-22 Stats Chippac Ltd. Integrated circuit packaging system with leads and transposer and method of manufacture thereof
US20120061834A1 (en) * 2010-09-09 2012-03-15 Hynix Semiconductor Inc. Semiconductor chip, stacked chip semiconductor package including the same, and fabricating method thereof
CN102569269A (en) * 2010-09-09 2012-07-11 海力士半导体有限公司 Semiconductor chip, stacked chip semiconductor package including the same, and fabricating method thereof
WO2013095444A1 (en) * 2011-12-21 2013-06-27 Intel Corporation Packaged semiconductor die and cte-engineering die pair
US20140001629A1 (en) * 2011-12-21 2014-01-02 Chuan Hu Packaged semiconductor die and cte-engineering die pair
CN104137257A (en) * 2011-12-21 2014-11-05 英特尔公司 Packaged semiconductor die and cte-engineering die pair
US10096535B2 (en) * 2011-12-21 2018-10-09 Intel Corporation Packaged semiconductor die and CTE-engineering die pair
US10381288B2 (en) 2011-12-21 2019-08-13 Intel Corporation Packaged semiconductor die and CTE-engineering die pair

Also Published As

Publication number Publication date
US7105919B2 (en) 2006-09-12
US20050098879A1 (en) 2005-05-12
KR20050045509A (en) 2005-05-17
KR100510556B1 (en) 2005-08-26
JP2005150718A (en) 2005-06-09

Similar Documents

Publication Publication Date Title
US20060249823A1 (en) Semiconductor package having ultra-thin thickness and method of manufacturing the same
US7575953B2 (en) Stacked die with a recess in a die BGA package
US7476962B2 (en) Stack semiconductor package formed by multiple molding and method of manufacturing the same
KR100319609B1 (en) A wire arrayed chip size package and the fabrication method thereof
US7615859B2 (en) Thin semiconductor package having stackable lead frame and method of manufacturing the same
US5838061A (en) Semiconductor package including a semiconductor chip adhesively bonded thereto
US6995448B2 (en) Semiconductor package including passive elements and method of manufacture
US7109065B2 (en) Bumped chip carrier package using lead frame and method for manufacturing the same
US7193161B1 (en) SiP module with a single sided lid
US6982485B1 (en) Stacking structure for semiconductor chips and a semiconductor package using it
US8129849B1 (en) Method of making semiconductor package with adhering portion
US20080048308A1 (en) Stackable packages for three-dimensional packaging of semiconductor dice
US6781240B2 (en) Semiconductor package with semiconductor chips stacked therein and method of making the package
US20080182398A1 (en) Varied Solder Mask Opening Diameters Within a Ball Grid Array Substrate
US20140001621A1 (en) Semiconductor packages having increased input/output capacity and related methods
US20150332991A1 (en) Method of forming a thin substrate chip scale package device and structure
US6984877B2 (en) Bumped chip carrier package using lead frame and method for manufacturing the same
US20020003308A1 (en) Semiconductor chip package and method for fabricating the same
KR19990051002A (en) Laminated package and its manufacturing method
KR100369501B1 (en) Semiconductor Package
KR20010054002A (en) stack type semiconductor package and method for manucture of the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE