US20070007569A1 - Semiconductor memory device comprising magneto resistive element and its manufacturing method - Google Patents
Semiconductor memory device comprising magneto resistive element and its manufacturing method Download PDFInfo
- Publication number
- US20070007569A1 US20070007569A1 US11/520,686 US52068606A US2007007569A1 US 20070007569 A1 US20070007569 A1 US 20070007569A1 US 52068606 A US52068606 A US 52068606A US 2007007569 A1 US2007007569 A1 US 2007007569A1
- Authority
- US
- United States
- Prior art keywords
- layer
- film
- tunnel barrier
- mram
- barrier film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
Definitions
- the present invention relates to a semiconductor memory device and its fabricating method, e.g. a magneto resistive element provided in a magneto resistive random access memory (MRAM) and its peripheral structure.
- MRAM magneto resistive random access memory
- a switching transistor is formed on a semiconductor substrate. Subsequently, an interlayer insulating film, a local interconnect layer, a write interconnect layer, and a contact plug are formed in this order. Then, a nonmagnetic conductive film is formed on the interlayer insulating film as a leading interconnect layer.
- a ferromagnetic layer is formed on the leading interconnect layer as a pinning layer. Furthermore, an insulating layer is formed on the pinning layer as a tunnel barrier film. Subsequently, a ferromagnetic layer is formed on the tunnel barrier film as a free layer.
- an SiO 2 film is formed on the MTJ element in order to protect the MTJ element. Then, the SiO 2 film and the nonmagnetic conductive film are patterned using the photolithography technique and etching. This completes a leading interconnect layer.
- the MTJ element is formed as described above.
- the upper and lower ferromagnetic layers, arranged opposite each other via the tunnel barrier film, may be electrically short-circuited at their ends.
- the yield of the MRAM decreases significantly. This is mainly because when a junction is etched using ion milling, residue containing metal remains near the tunnel barrier at a certain probability.
- the tunnel barrier film has a very small thickness of about 1 to 1.5 nm. That is, the upper and lower substrates are adjacent to each other at a very small distance of 1 to 1.5 nm. Thus, if the residue is larger than 1 to 1.5 run in size, a short circuit may occur.
- As the degree of integration of the MRAM increases, it tends to become increasingly difficult to obtain acceptable products.
- a semiconductor memory device comprises:
- a memory cell comprising a first ferromagnetic film, a tunnel barrier film formed on the first ferromagnetic film, and a second ferromagnetic film formed on the tunnel barrier film;
- an interlayer insulating film formed so as to cover the memory cell and the side wall insulating film.
- a method for fabricating a semiconductor memory device comprises:
- FIG. 1B is a perspective view of the MRAM according to the first embodiment of the present invention.
- FIGS. 2A to 2 L are sectional views sequentially showing the MRAM fabricating steps according to the first embodiment of the present invention.
- FIG. 3 is a flow chart of MRAM fabricating steps according to a second embodiment of the present invention.
- FIGS. 4A and 4B are sectional views sequentially showing the MRAM fabricating steps according to the second embodiment of the present invention.
- FIGS. 6A to 6 I are sectional views sequentially showing the MRAM fabricating steps according to the third embodiment of the present invention.
- FIG. 9C is a plan view of the magneto resistive element provided in the MRAM according to the fourth embodiment of the present invention.
- FIG. 12 is a sectional view of a magneto resistive element provided in an MRAM according to a sixth embodiment of the present invention.
- FIGS. 16A to 16 F are sectional views sequentially showing the MRAM fabricating steps according to the eighth embodiment of the present invention.
- FIG. 17 is a flow chart of MRAM fabricating steps according to a ninth embodiment of the present invention.
- FIG. 23 is a sectional view of a magneto resistive element provided in an MRAM according to a twelfth embodiment of the present invention.
- FIG. 24 is a sectional view of a magneto resistive element provided in an MRAM according to a thirteenth embodiment of the present invention.
- FIG. 26B is a flow chart of MRAM fabricating steps according to a variation of the fifteenth embodiment of the present invention.
- FIG. 31 is a sectional view of the transfer device which transfers data of the card having the MRAM according to the first to fifteenth embodiments of the present invention.
- FIG. 32 is a sectional view of a transfer device which transfers data of the card having the MRAM according to the first to fifteenth embodiments of the present invention.
- FIG. 34 is a sectional view of a magneto resistive element provided in an MRAM according to a first modification of the first to fifteenth embodiment of the present invention.
- FIG. 35 is a sectional view of a magneto resistive element provided in an MRAM according to a first modification of the first to fifteenth embodiment of the present invention.
- an element isolating region STI is formed in a semiconductor substrate 10 .
- a switching transistor 11 is formed in an element area AA the periphery of which is surrounded by the element separating area STI.
- the switching transistor 11 comprises impurity diffusion layers 12 formed in a surface region of the semiconductor substrate 10 , a gate insulating film (not shown), and a gate electrode 13 .
- the gate electrode 13 functions as a word line and is formed like a stripe extending along the direction of an easy axis (a direction perpendicular to the sheet of the drawing).
- step S 12 in FIG. 1C the ferromagnetic layer is patterned to form a pinning layer. That is, the ferromagnetic layer is etched using the Ar ion milling or the RIE method. As a result, the pinning layer 28 such as the one shown in FIG. 2I is formed. The side of the pinning layer 28 is formed to lie flush with the side of the Al 2 O 3 layer 40 . Accordingly, the width of the pinning layer 28 is formed to be larger than that of the free layer 30 by double the width of the Al 2 O 3 layer 40 .
- the present steps complete the elliptic magneto resistive element 27 the major axis of which extends along the direction of the easy axis.
- all of the stacked film forming the pinning layer 28 may be patterned as described above but it is sufficient to pattern at least the pinning ferromagnetic layer 33 in step S 12 .
- the width of the pinning ferromagnetic layer 33 is formed to be larger than that of the free layer 30 by double the width of the Al 2 O 3 layer 40 .
- step S 13 in FIG. 1C a protective insulating film is formed. That is, as shown in FIG. 2J , the sputtering method or the CVD (Chemical Vapor Deposition) method is used to form the SiO 2 film 41 on the Ta layer 26 so as to cover the magneto resistive element 27 .
- the sputtering method or the CVD (Chemical Vapor Deposition) method is used to form the SiO 2 film 41 on the Ta layer 26 so as to cover the magneto resistive element 27 .
- the operational reliability of the MRAM is improved. This will be described below.
- the resistance distribution of the leading interconnect layer 23 can be further improved. This is because the use of the RIE enables the Al layer 51 to be selectively etched and enables the etching to be reliably stopped at the surface of the tunnel barrier film 29 . In this case, only the tunnel barrier film 29 and the pinning layer 28 must be etched by the Ar ion milling. As a result, the write operation margin for the MRAM can be increased to improve the operational reliability of the MRAM.
- FIG. 15A is a sectional view of a memory cell in an MRAM according to the present embodiment.
- the present embodiment is obtained by applying the above first embodiment to a top pin type MRAM. Consequently, the structure according to the present embodiment is similar to that described in the above first embodiment except for the magneto resistive element and its peripheral structure. Accordingly, the description of components similar to those of the above first embodiment is omitted.
- step S 43 the ferromagnetic layer 65 and the metal layer 60 are patterned.
- the free layer 30 is formed as shown in FIG. 16F .
- the sides of the free layer 30 are formed so as to be flush with the sides of the Al 2 O 3 layer 40 .
- the width of the free layer 30 is formed to be larger than that of the pinning layer 28 by double the width of the Al 2 O 3 layer 40 .
- the present steps complete the magneto resistive element 27 shaped like an ellipse the major axis of which extends along the easy axis as shown in FIG. 15B .
- FIG. 25 is a sectional view of a memory cell in an MRAM, notably its magneto resistive element according to the present embodiment.
- the present embodiment corresponds to the above seventh embodiment applied to a top pin type MRAM.
- FIG. 26A is a flow chart of MRAM fabricating steps according to the present embodiment.
- the fabricating method according to the present embodiment improves the insulating property of the side wall insulating film 40 .
- the Al 2 O 3 film forming the side wall insulating film 40 may have the loss of oxygen or include an area with an excessive amount of Al or oxygen.
- Al and oxygen atoms can be made uniform.
- the insulating property of the Al 2 O 3 can be improved.
- the composition of the resultant side wall insulating film is not completely Al 2 O 3 .
- the annealing operation helps complete the composition of the side wall insulating film. Therefore, the insulating property is improved.
- Al is cited as an example of material used to form the side wall insulating film 40 .
- the present embodiment is not particularly limited to Al.
- Other metal or alloy may be used.
- the formation of the side wall insulating film 40 is not limited to oxidization.
- nitridization or fluoridization may be used.
- the side wall insulating film 40 and the tunnel barrier film 29 are desirably an oxide, a nitride, or a fluoride containing the same metal element.
- the magneto resistive element is a memory cell using an MTJ element.
- a GMR (Giant Magneto Resistive) element a CMR (Colossal Magneto Resistive) element, or the like may be used.
- FIG. 27 shows a DSL data path part of a modem for a digital subscriber line (DSL).
- the modem comprises a programmable digital signal processor (DSP) 100 , an analogue-digital converter 110 , a digital-analogue converter 120 , filters 130 and 140 , a transmission driver 150 , and a receiver amplifier 160 .
- DSP programmable digital signal processor
- an analogue-digital converter 110 a digital-analogue converter 120
- filters 130 and 140 filters 130 and 140
- a transmission driver 150 a digital-analogue converter
- a receiver amplifier 160 a receiver amplifier 160 .
- a band-pass filter is omitted. Instead, it includes, as optional memories of various types which can hold line code programs, a magneto resistive random access memory 170 according to the first to fifteenth embodiments of the present invention, and an EEPROM 180.
- the cellular phone terminal 300 is provided with a control section 200 which controls sections of the cellular phone terminal.
- the control section 200 is a microcomputer formed by connecting a CPU 221 , a ROM 222 , a magneto resistive random access memory (MRAM 223 according to the first to fifteenth embodiments of the present invention, and a flash memory 224 through a CPU bus 225 .
- MRAM 223 magneto resistive random access memory
- the MRAM 223 is mainly used as a work space.
- FIG. 33 shows a slide-type transfer device.
- a receiver slide 560 is provided on a transfer device 500 , in the same manner as a CD-ROM drive and a DVD drive.
- the receiver slide 560 is moved as shown by an arrow in FIG. 33 .
- a second MRAM card 450 is placed on the receiver slide 560 , and the receiver slide 560 carries the second MRAM card into the transfer device 500 .
- the slide-type device is the same as the card-insertion type in the point that the second MRAM card is carried such that a distal end portion of the second MRAM card abuts against the stopper 520 and in the transfer method. Therefore, their explanations are omitted.
- the insulating film 40 may cover only a part of the side of the pinning layer 28 as illustrated in FIG. 35 . More specifically, the film 40 may cover only the lower part of the side of the pinning layer 28 , which lies near the tunnel barrier film 29 .
Abstract
A semiconductor memory device including a memory cell having a first ferromagnetic film, a tunnel barrier film formed on the first ferromagnetic film, and a second ferromagnetic film formed on the tunnel barrier film, the tunnel barrier film having a larger film thickness in its in-surface edge portion than in its in-surface central portion, a side wall insulating film formed so as to surround at least sides of the second ferromagnetic film, and an interlayer insulating film formed so as to cover the memory cell and the side wall insulating film.
Description
- This application is a divisional of and claims the benefit of priority under 35 U.S.C. § 120 from U.S. Ser. No. 11/109,675, filed Apr. 20, 2005, which claims the benefit of priority under 35 U.S.C. § 119 from prior Japanese Patent Applications No. 2003-080586, filed Mar. 24, 2003; and No. 2003-207564, filed Aug. 14, 2003, the entire contents of both of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor memory device and its fabricating method, e.g. a magneto resistive element provided in a magneto resistive random access memory (MRAM) and its peripheral structure.
- 2. Description of the Related Art
- The MRAM is a general term for solid state memories which act as recorded information carriers utilizing the direction of magnetization of ferromagnetic material and which enable recorded information to be rewritten, retained, and read as required.
- A memory cell in the MRAM normally has a structure in which a plurality of ferromagnetic materials are stacked together. Information is recorded by using binary information “1” and “0” to represent the relative arrangement of magnetizations of the plurality of ferromagnetic materials in the memory cell, i.e. to indicate whether the directions of the magnetization are parallel or antiparallel with one another. Recording information is written to the memory by using current magnetic fields to reverse the directions of magnetization of ferromagnetic materials of each memory cell.
- The MRAM is perfectly nonvolatile and enables information to be rewritten 1015 times or more. Furthermore, the MRAM enables nondestructive reading and does not require any refresh operations. Accordingly, it enables a read cycle to be reduced. It is also resistant to radiations compared to charge accumulation type memory cells. Thus, the MRAM has a large number of advantages in terms of functions compared to conventional semiconductor memories using dielectrics. The degree of integration per unit area of the MRAM and the time required by the MRAM for a write or read are expected to be generally equivalent to those of a DRAM (Dynamic Random Access Memory). Accordingly, the non-volatility of the MRAM, its major characteristic, is expected to be utilized to use it as an external storage device for portable equipment, embedding it in an LSI, or apply it to a main memory of a personal computer.
- An MRAM that is now examined so as to be put to practical use uses a magnetic tunnel junction (hereinafter simply referred to as an “MTJ”) for the memory cell. Such an example is described in, for example, “IEEE International Solid-State Circuits Conference 2000 Digest Paper”, TA7.2. The MTJ mainly comprises a three-layer film including a ferromagnetic layer, an insulating layer, and a ferromagnetic layer. A current tunnels the insulating layer. The resistance value of the junction varies in proportion to the cosine of the relative angle between the directions of magnetization in both ferromagnetic metal layers. The resistance value of the junction is largest when the directions of magnetization in both ferromagnetic layers are antiparallel with each other. This is a tunnel magneto resistive effect. One type of MTJ has a structure that retains data utilizing a difference in magnetic coercive force between both ferromagnetic materials. Another type of MTJ has a so-called spin valve structure in which an antiferromagnetic material is arranged adjacent to one of the ferromagnetic materials to pin the directions of magnetization. The spin valve structure aims reduction of write current and improve the magnetic field sensitivity. An MRAM having the spin valve structure is described in, for example, “Japanese Journal of Applied Physics”, 1997, No. 36, p.200.
- A brief description will be given of a conventional method of forming an MTJ element having the spin valve structure.
- First, a switching transistor is formed on a semiconductor substrate. Subsequently, an interlayer insulating film, a local interconnect layer, a write interconnect layer, and a contact plug are formed in this order. Then, a nonmagnetic conductive film is formed on the interlayer insulating film as a leading interconnect layer.
- Next, a ferromagnetic layer is formed on the leading interconnect layer as a pinning layer. Furthermore, an insulating layer is formed on the pinning layer as a tunnel barrier film. Subsequently, a ferromagnetic layer is formed on the tunnel barrier film as a free layer.
- Moreover, the free layer, the tunnel barrier film, and the pinning layer are patterned using a photolithography technique and ion milling. This completes an MTJ element.
- Next, an SiO2 film is formed on the MTJ element in order to protect the MTJ element. Then, the SiO2 film and the nonmagnetic conductive film are patterned using the photolithography technique and etching. This completes a leading interconnect layer.
- Subsequently, an interlayer insulating film is formed so as to cover the MTJ element. Furthermore, a contact plug is formed in the interlayer insulating film so as to reach the free layer.
- The MTJ element is formed as described above.
- However, in the conventional MRAM, the upper and lower ferromagnetic layers, arranged opposite each other via the tunnel barrier film, may be electrically short-circuited at their ends. Thus, the yield of the MRAM decreases significantly. This is mainly because when a junction is etched using ion milling, residue containing metal remains near the tunnel barrier at a certain probability. The tunnel barrier film has a very small thickness of about 1 to 1.5 nm. That is, the upper and lower substrates are adjacent to each other at a very small distance of 1 to 1.5 nm. Thus, if the residue is larger than 1 to 1.5 run in size, a short circuit may occur. However, for a large-scale MRAM, it is substantially impossible to avoid this defect. As the degree of integration of the MRAM increases, it tends to become increasingly difficult to obtain acceptable products.
- It is contemplated that the above short circuit problem may be solved by, for example, allowing ions to be incident at about 45° during an ion milling step. In this case, the sides of the MTJ are tapered. As a result, the probability of occurrence of a defect is expected to decrease. However, in an MRAM of a Gbit class, an MTJ element has a size of, for example, 0.1×0.2 μm. The distance between adjacent MTJ elements is about 0.1 μm. Then, to avoid an electric short circuit between the adjacent MTJ elements, ions are desirably allowed to enter the substrate surface as perpendicularly to it as possible during the ion milling step. That is, the short circuit between the MTJ elements and the short circuit between the ferromagnetic layers are traded off with each other.
- A semiconductor memory device according to an aspect of the present invention comprises:
- a memory cell comprising a first ferromagnetic film, a tunnel barrier film formed on the first ferromagnetic film, and a second ferromagnetic film formed on the tunnel barrier film;
- a side wall insulating film formed so as to surround at least sides of the second ferromagnetic film; and
- an interlayer insulating film formed so as to cover the memory cell and the side wall insulating film.
- A method for fabricating a semiconductor memory device according to an aspect of the present invention comprises:
- forming a first ferromagnetic layer on a semiconductor layer;
- forming a tunnel barrier film on the first ferromagnetic layer;
- forming a second ferromagnetic layer on the tunnel barrier film;
- patterning the second ferromagnetic layer to expose a part of the tunnel barrier film;
- forming a side wall insulating film on the tunnel barrier film so that the side wall insulating film surrounds side walls of the second ferromagnetic layer; and
- patterning the tunnel barrier film and the first ferromagnetic layer.
-
FIG. 1A is a sectional view of an MRAM according to a first embodiment of the present invention; -
FIG. 1B is a perspective view of the MRAM according to the first embodiment of the present invention; -
FIG. 1C is a flow chart of MRAM fabricating steps according to the first embodiment of the present invention; -
FIGS. 2A to 2L are sectional views sequentially showing the MRAM fabricating steps according to the first embodiment of the present invention; -
FIG. 3 is a flow chart of MRAM fabricating steps according to a second embodiment of the present invention; -
FIGS. 4A and 4B are sectional views sequentially showing the MRAM fabricating steps according to the second embodiment of the present invention; -
FIG. 5 is a flow chart of MRAM fabricating steps according to a third embodiment of the present invention; -
FIGS. 6A to 6I are sectional views sequentially showing the MRAM fabricating steps according to the third embodiment of the present invention; -
FIG. 7 is a flow chart of MRAM fabricating steps according to a variation of the third embodiment of the present invention; -
FIG. 8 is a sectional view of a magneto resistive element provided in an MRAM according to a fourth embodiment of the present invention; -
FIG. 9A is a plan view of an ideal magneto resistive element, showing the orientations of spins; -
FIG. 9B is a plan view of an actual magneto resistive element, showing the orientations of spins; -
FIG. 9C is a plan view of the magneto resistive element provided in the MRAM according to the fourth embodiment of the present invention; -
FIG. 10 is a sectional view of a magneto resistive element provided in an MRAM according to a fifth embodiment of the present invention; -
FIG. 11 is a plan view of the magneto resistive element provided in the MRAM according to the fifth embodiment of the present invention; -
FIG. 12 is a sectional view of a magneto resistive element provided in an MRAM according to a sixth embodiment of the present invention; -
FIG. 13 is a sectional view of a magneto resistive element provided in an MRAM according to a seventh embodiment of the present invention; -
FIGS. 14A and 14B are sectional views sequentially showing MRAM fabricating steps according to the seventh embodiment of the present invention; -
FIG. 15A is a sectional view of an MRAM according to an eighth embodiment of the present invention; -
FIG. 15B is a perspective view of the MRAM according to the eighth embodiment of the present invention; -
FIG. 15C is a flow chart of MRAM fabricating steps according to the eighth embodiment of the present invention; -
FIGS. 16A to 16F are sectional views sequentially showing the MRAM fabricating steps according to the eighth embodiment of the present invention; -
FIG. 17 is a flow chart of MRAM fabricating steps according to a ninth embodiment of the present invention; -
FIGS. 18A and 18B are sectional views sequentially showing the MRAM fabricating steps according to the ninth embodiment of the present invention; -
FIG. 19 is a flow chart of MRAM fabricating steps according to a tenth embodiment of the present invention; -
FIGS. 20A to 20F are sectional views sequentially showing the MRAM fabricating steps according to the tenth embodiment of the present invention; -
FIG. 21 is a flow chart of MRAM fabricating steps according to a variation of the tenth embodiment of the present invention; -
FIG. 22 is a sectional view of a magneto resistive element provided in an MRAM according to an eleventh embodiment of the present invention; -
FIG. 23 is a sectional view of a magneto resistive element provided in an MRAM according to a twelfth embodiment of the present invention; -
FIG. 24 is a sectional view of a magneto resistive element provided in an MRAM according to a thirteenth embodiment of the present invention; -
FIG. 25 is a plan view of a magneto resistive element provided in an MRAM according to the fourteenth embodiment of the present invention; -
FIG. 26A is a flow chart of MRAM fabricating steps according to a fifteenth embodiment of the present invention; -
FIG. 26B is a flow chart of MRAM fabricating steps according to a variation of the fifteenth embodiment of the present invention; -
FIG. 27 is a block diagram of a modem having the MRAM according to the first to fifteenth embodiments of the present invention; -
FIG. 28 is a block diagram of a cellular phone having the MRAM according to the first to fifteenth embodiments of the present invention; -
FIG. 29 is a block diagram of a card having the MRAM according to the first to fifteenth embodiments of the present invention; -
FIG. 30 is a top view of a transfer device which transfers data of the card having the MRAM according to the first to fifteenth embodiments of the present invention; -
FIG. 31 is a sectional view of the transfer device which transfers data of the card having the MRAM according to the first to fifteenth embodiments of the present invention; -
FIG. 32 is a sectional view of a transfer device which transfers data of the card having the MRAM according to the first to fifteenth embodiments of the present invention; -
FIG. 33 is a sectional view of a transfer device which transfers data of the card having the MRAM according to the first to fifteenth embodiments of the present invention; -
FIG. 34 is a sectional view of a magneto resistive element provided in an MRAM according to a first modification of the first to fifteenth embodiment of the present invention; and -
FIG. 35 is a sectional view of a magneto resistive element provided in an MRAM according to a first modification of the first to fifteenth embodiment of the present invention. - With reference to
FIG. 1A , description will be given of a semiconductor memory device according to a first embodiment of the present invention.FIG. 1A is a sectional view of a memory cell in an MRAM. - As shown in this figure, an element isolating region STI is formed in a
semiconductor substrate 10. A switchingtransistor 11 is formed in an element area AA the periphery of which is surrounded by the element separating area STI. The switchingtransistor 11 comprises impurity diffusion layers 12 formed in a surface region of thesemiconductor substrate 10, a gate insulating film (not shown), and agate electrode 13. Thegate electrode 13 functions as a word line and is formed like a stripe extending along the direction of an easy axis (a direction perpendicular to the sheet of the drawing). - Further, an
interlayer insulating film 14 is formed on thesemiconductor substrate 10. Theinterlayer insulating film 14 covers the switchingtransistor 11. - A
contact plug 15 is formed in theinterlayer insulating film 14. Thecontact plug 15 is connected to one (a drain region) of the impurity diffusion layers 12 of the switchingtransistor 11. - A
metal interconnect layer 16 connected to thecontact plug 15 is formed on theinterlayer insulating film 14. Furthermore, aninterlayer insulating film 17 is formed on theinterlayer insulating film 14. Theinterlayer insulating film 17 covers themetal interconnect layer 16. Acontact plug 18 is formed in theinterlayer insulating film 17. Thecontact plug 18 is connected to themetal interconnect layer 16. - Metal interconnect layers 19 and 20 are formed on the
interlayer insulating film 17; themetal interconnect layer 19 is connected to thecontact plug 18, and themetal interconnect layer 20 is electrically separated from the metal interconnect layer. Themetal interconnect layer 20 functions as a write word line and is formed like a stripe extending along the direction of the easy axis. Furthermore, aninterlayer insulating film 21 is formed on theinterlayer insulating film 17. Theinterlayer insulating film 21 covers the metal interconnect layers 19 and 20. Acontact plug 22 is formed in theinterlayer insulating film 21. Thecontact plug 22 is connected to themetal interconnect layer 19. - A nonmagnetic
conductive film 23 connected to thecontact plug 22 is formed on theinterlayer insulating film 21. The nonmagneticconductive film 23 functions as a leading interconnect layer. It is formed of a multilayer film including a Ta layer of, for example,film thickness 3 nm, anAl layer 25 of, for example,film thickness 30 nm, and aTa layer 26 of, for example,film thickness 30 nm which are sequentially formed. Further, a magnetoresistive element 27 is formed on the nonmagneticconductive film 23. The magnetoresistive element 27 is formed to lie on top of themetal interconnect layer 20 so as to sandwich theinterlayer insulating film 21 and the nonmagneticconductive film 23 between itself and themetal interconnect layer 20. The magnetoresistive element 27 is designed so that an insulating film is sandwiched between magnetic material films and is, for example, an MTJ element. - The structure of the magneto
resistive element 27 will be described with reference toFIGS. 1A and 1B .FIG. 1B is a perspective view of a semiconductor memory device focusing on the magnetoresistive element 27. - As shown in this figure, the magneto
resistive element 27 is shaped like a general ellipse the major axis of which extends along the direction of the easy axis. The magnetoresistive element 27 includes a pinninglayer 28 formed on the nonmagneticconductive layer 23, atunnel barrier film 29 formed on the pinninglayer 28, and afree layer 30 formed on thetunnel barrier film 29. The pinninglayer 28 is formed of a stacked film in which the following layers are sequentially formed: a seed layer (or buffer layer) 31 formed of permalloy (Py: NiFe alloy) of, for example,film thickness 3 nm, anantiferromagnetic layer 32 formed of IrMn of, for example,film thickness 15 nm, and a pinningferromagnetic layer 33 formed of a CoFe layer of, for example,film thickness 5 nm. Thetunnel barrier film 29 is formed of an Al2O3 layer of, for example, film thickness about 1 to 1.5 nm. Thefree layer 30 is formed of a stacked film including aCoFe layer 34 of, for example, 4 nm film thickness and aPy layer 35 of, for example, 20 nm film thickness which are sequentially formed. - The pinning
layer 28 and thetunnel barrier film 29 have substantially the same surface area and completely overlap each other. Thefree layer 30 has a smaller surface area than the pinninglayer 28 and thetunnel barrier film 29 and is provided, as a whole, on thetunnel barrier film 29. The magnetoresistive element 27 is thus formed. - A
cap layer 36 is formed on thefree layer 30. Thecap layer 36 is formed of a multilayer film including a Ta layer of, for example, 20 nm film thickness, anAl layer 38 of, for example, 50 nm film thickness, and aTa layer 39 of, for example, 10 nm film thickness which are sequentially formed. Further, a sidewall insulating film 40 is formed on thetunnel barrier film 29 so as to surround at least the periphery of thefree layer 30. The sidewall insulating film 40 is formed of, for example, an Al2O3 film. - Further, an SiO2 film 41 is formed on the nonmagnetic
conductive film 23 so as to cover the magnetoresistive element 27, thecap layer 36, and the sidewall insulating film 40. TheSiO film 41 serves to protect the magnetoresistive element 27. Furthermore, aninterlayer insulating film 42 is formed on theinterlayer insulating film 21 so as to cover the nonmagneticconductive film 23 and the SiO2 film 41. Acontact plug 43 is formed in theinterlayer insulating film 42 and the SiO2 film 41. Thecontact plug 43 extends from the surface of theinterlayer insulating film 42 to theTa layer 39 in thecap layer 36. Abit line 44 connected to thecontact plug 43 is formed on theinterlayer insulating film 42. - The memory cell including the magneto
resistive element 27 and the switchingtransistor 11 is formed as described above. Spins in the pinninglayer 28 in the magnetoresistive element 27 are set beforehand to have predetermined orientations. The orientations of spins in thefree layer 30 are then set to be parallel or antiparallel with the pinninglayer 28. This creates two states to cause “0” or “1” data to be written in the magnetoresistive element 27. - Now, with reference to
FIGS. 1C and 2A to 2L, description will be given of method of fabricating the semiconductor memory device shown inFIGS. 1A and 1B .FIG. 1C is a flow chart of MRAM fabricating steps according to the present embodiment.FIGS. 2A to 2L are sectional views sequentially showing the fabricating steps. InFIGS. 2B to 2L, the structure including the metal interconnect layers 19 and 20 and other components located below them is omitted. - First, in step S1 in
FIG. 1C , the switchingtransistor 11 and the contact plug are formed. That is, as shown inFIG. 2A , the element isolating region STI is formed in thesemiconductor substrate 10. Then, the switchingtransistor 11 is formed on the element area AA surrounded by the element isolating region STI using a well-known manner. Thegate electrode 13 of the switchingtransistor 11 is formed like a stripe extending along the direction of the easy axis. Then, theinterlayer insulating film 14 is formed on thesemiconductor substrate 10. Theinterlayer insulating film 14 covers the switchingtransistor 11. Subsequently, thecontact plug 15 is formed in theinterlayer insulating film 14. Thecontact plug 15 is connected to thedrain region 12 of the switching transistor. - Then, the
metal interconnect layer 16 is formed on theinterlayer insulating film 14. Themetal interconnect layer 16 is connected to thecontact plug 15. Then, theinterlayer insulating film 17 is formed on theinterlayer insulating film 14. Subsequently, thecontact plug 18 is formed in theinterlayer insulating film 17. Thecontact plug 18 is connected to themetal interconnect layer 16. - Then, the metal interconnect layers 19 and 20 are formed on the
interlayer insulating film 17. Themetal interconnect layer 19 is connected to thecontact plug 18. Themetal interconnect layer 20 is separated from themetal interconnect layer 19 and is formed like a stripe extending along the direction of the easy axis. It is located immediately above thegate electrode 13. Subsequently, theinterlayer insulating film 21 is formed on theinterlayer insulating film 17. Theinterlayer insulating film 21 covers the metal interconnect layers 19 and 20. Subsequently, thecontact plug 22 is formed in theinterlayer insulating film 21. Thecontact plug 22 is connected to themetal interconnect layer 19. - Then, in step S2 in
FIG. 1C , a nonmagnetic layer and a ferromagnetic layer are formed on theinterlayer insulating film 21. That is, as shown inFIG. 2B , a nonmagnetic conductive film is formed on theinterlayer insulating film 21 and thecontact plug 22. More specifically, the following layers are sequentially formed using a sputtering method: the Ta layer of, for example, 3 nm film thickness, theAl layer 25 of, for example,film thickness 30 nm, and theTa layer 26 of, for example,film thickness 30 nm. The nonmagnetic conductive film is used to form a leading interconnect layer. Subsequently, a ferromagnetic layer is formed on the nonmagnetic conductive film. More specifically, the following layers are sequentially formed using the sputtering method: theseed layer 31 of, for example, 3 nm film thickness, theantiferromagnetic layer 32 of, for example, 15 nm film thickness, the pinningferrromagnetic layer 33 of, for example, 5 nm film thickness. The multilayer film including theseed layer 31, theantiferromagnetic layer 32, and the pinningferromagnetic layer 33 is used to form a pinning layer of the magneto resistive element. - Furthermore, the
tunnel barrier film 29 is formed on the pinning ferromagnetic layer 33 (step S3). Thetunnel barrier film 29 is formed, for example, in the following manner. An Al layer of, for example,film thickness 1 to 1.5 nm is formed on the pinningferromagnetic layer 33 using the sputtering method. The Al layer is then plasma-oxidized using an ICP (Inductively Coupled Plasma) method. As a result, the Al layer is oxidized to form an Al2O3 layer forming thetunnel barrier film 29. Of course, instead of oxidizing Al, it is possible to form an Al2O3 layer on a ferromagnetic layer using, for example, the sputtering method or a CVD (Chemical Vapor Deposition). As a result, the structure shown inFIG. 2B is completed. - Then, in step S4 in
FIG. 1C , a ferromagnetic layer and a nonmagnetic layer are formed on thetunnel barrier film 29. That is, as shown inFIG. 2C , theCoFe layer 34 of, for example, 4 run film thickness and thepermalloy layer 35 of, for example, 20 nm film thickness are sequentially formed on thetunnel barrier film 29 using the sputtering method. This multilayer film is used to form a free layer of the magneto resistive element. Subsequently, a nonmagnetic conductive film is formed on thepermalloy 35. Specifically, the following layers are sequentially formed using the sputtering method: theTa layer 37 of, for example, 20 nm film thickness, theAl layer 38 of, for example, 50 nm film thickness, and theTa layer 39 of, for example, 10 nm film thickness. This nonmagnetic conductive film is used to form a cap layer. As a result, the structure shown inFIG. 2C is completed. - Then, in step S5 in
FIG. 1C , a photo resist is applied to the surface of the nonmagnetic conductive film and is further patterned. That is, a photo resist 50 is applied to the surface of theTa layer 39. Then, a photolithography technique is used to pattern the photo resist 50 so that the resist 50 has a pattern for forming the magneto resistive element such as the one shown inFIG. 2D . This pattern is formed like an ellipse the major axis of which extends along the direction of the easy axis. It should be appreciated that the pattern may have other shape such as a rectangle. - Then, in step S6 in
FIG. 1C , the nonmagnetic conductive film and the ferromagnetic layer are patterned to form thecap layer 36 and thefree layer 30. That is, as shown inFIG. 2E , an etching operation is performed by an RIE method (Reactive Ion Etching) or by Ar ion milling using the photo resist 50 as a mask. This etching is continued until thetunnel barrier film 29 is exposed. As a result, the Ta layers 39 and 37 and theAl layer 38 are patterned to form thecap layer 36. Further, thePy layer 35 and theCoFe layer 34 are patterned to form thefree layer 30 of the magneto resistive element. - Subsequently, the resist 50 is removed (step S7).
- Then, in step S8 in
FIG. 1C , an Al layer is formed. That is, as shown inFIG. 2F , anAl layer 51 of 5 nm film thickness is formed on thetunnel barrier film 29, thefree layer 30, and thecap layer 30 using the sputtering method. In this case, theAl layer 51 has a thickness of about 3 nm on the side of thefree layer 30. The relationship between the film thickness of theAl layer 51 formed on thetunnel barrier film 29 andcap layer 36 and the film thickness of theAl layer 51 formed on the sides of thefree layer 30 andcap layer 36 can be varied by the conditions under which Al is formed during sputtering. For example, this relationship can be controlled by the distance between a target and the semiconductor substrate, or the like. - Then, in step S9 in
FIG. 1C , the Al layer is oxidized to form the Al2O3 layer 40. That is, as shown inFIG. 2G , theAl layer 51 is plasma-oxidized using the ICP method. Thus, theAl layer 51 becomes the Al2O3 layer 40, and thefree layer 30 and thecap layer 36 are covered with the Al2O3 layer 40. - In steps S8 and S9, the
Al layer 51 is desirably formed and oxidized without exposing the substrate to the atmosphere. To accomplish this, a semiconductor fabricating apparatus must be provided which can continuously carry out sputtering and a plasma oxidization process. This fabricating apparatus has, for example, a sputtering chamber and a oxidization chamber as well as a mechanism that can carry the semiconductor substrate between these chambers without exposing it to the atmosphere. Then, after theAl layer 51 has been formed in the sputtering chamber, the substrate is carried to the oxidization chamber without being removed from the semiconductor fabricating apparatus. TheAl layer 51 is then plasma-oxidized. - Then, in step S10 in
FIG. 1C , the Al2O3 layer 40 is etched using the Ar ion milling or RIE method to form a side wall insulating film. Subsequently, in step S11, thetunnel barrier film 29 is etched using the Ar ion milling. In the present embodiment, thetunnel barrier film 29 is formed of Al2O3, so that the Al2O3 layer 40 and thetunnel barrier film 29 can be continuously etched under similar conditions. As a result, as shown inFIG. 2H , the Al2O3 layer 40 remains only on thetunnel barrier film 29 and on the side of thefree layer 30 and on the side of part of thecap layer 36. Furthermore, the Al2O3 layer 40 is left so as to surround the side wall of thefree layer 30. - Then, in step S12 in
FIG. 1C , the ferromagnetic layer is patterned to form a pinning layer. That is, the ferromagnetic layer is etched using the Ar ion milling or the RIE method. As a result, the pinninglayer 28 such as the one shown inFIG. 2I is formed. The side of the pinninglayer 28 is formed to lie flush with the side of the Al2O3 layer 40. Accordingly, the width of the pinninglayer 28 is formed to be larger than that of thefree layer 30 by double the width of the Al2O3 layer 40. The present steps complete the elliptic magnetoresistive element 27 the major axis of which extends along the direction of the easy axis. As described later, to control the adverse effects of leakage magnetic fields to reduce differences in the adverse effects of leakage magnetic fields among magneto resistive elements, all of the stacked film forming the pinninglayer 28 may be patterned as described above but it is sufficient to pattern at least the pinningferromagnetic layer 33 in step S12. In this case, the width of the pinningferromagnetic layer 33 is formed to be larger than that of thefree layer 30 by double the width of the Al2O3 layer 40. - Then, in step S13 in
FIG. 1C , a protective insulating film is formed. That is, as shown inFIG. 2J , the sputtering method or the CVD (Chemical Vapor Deposition) method is used to form the SiO2 film 41 on theTa layer 26 so as to cover the magnetoresistive element 27. - Subsequently, in step S14, a photo resist 52 is applied to the surface of the SiO2 film 41. Then, the photo resist 52 is patterned using the photolithography technique as shown in
FIG. 2J . - Then, in step S115 in
FIG. 1C , the SiO2 film 41 is patterned by anisotropic etching such as the RIE method using the photo resist 52 as a mask. As a result, the protective insulatingfilm 41 such as the one shown inFIG. 2K is completed. Subsequently, the photo resist 52 is removed (step S16). - Then, in step S17 in
FIG. 1C , the nonmagneticconductive film 23 is patterned by the RIE method or ion milling using the protective insulatingfilm 41 as a mask. As a result, the leadinginterconnect layer 23 such as the one shown inFIG. 2L is completed. - Subsequently, the
interlayer insulating film 42 is formed on theinterlayer insulating film 21. Then, the photolithography technique or the RIE method is used to make a contact hole that reaches the magnetoresistive element 27. Furthermore, a conductor is filled into the contact hole to form thecontact plug 43. Subsequently, thebit line 44 is formed on theinterlayer insulating film 42 to complete the MRAM shown inFIG. 1A . - As described above, according to the first embodiment of the present invention, the yield of the MRAM can be improved. This will be described below.
- First, the side
wall insulating film 40 is formed on the sides of at least one of the two ferromagnetic layers arranged opposite each other with thetunnel barrier film 29 interposed therebetween. In the present embodiment, the sidewall insulating film 40 is formed on the sides of thefree layer 30 to surround its periphery. Accordingly, even if residue remains around the periphery of the magnetoresistive element 27, it is possible to prevent a short circuit between the pinninglayer 28 and thefree layer 30 unless the residue is large enough to contact with both the pinninglayer 28 and thecap layer 36, located higher than the sidewall insulating film 40. For example, in the present embodiment, the sidewall insulating film 40 has a height of about 80 nm. Consequently, it is possible to hinder a short circuit between the pinninglayer 28 and thefree layer 30 unless the residue remaining after the Ar ion milling is about 80 nm or more in size. With the conventional configuration, a short circuit may be caused by residue ofsize 1 to 1.5 nm, which is substantially equal to the film thickness of the tunnel barrier film. Therefore, the configuration according to the present embodiment allows the residue to be removed much more easily than the conventional one. As a result, the yield of MRAMs, notably large-scale MRAMs can be effectively improved. - Further, the formation of the side
wall insulating film 40 serves to hinder a short circuit between the free layer and pinning layer. This eliminates the need to carry out the Ar ion milling described inFIG. 21 , in a diagonal direction. That is, the Ar ion milling can be accomplished using an incident angle substantially perpendicular to the semiconductor substrate surface. Consequently, the sides of the magnetoresistive element 27 are substantially perpendicular to the semiconductor substrate surface. As a result, it is possible to hinder a short circuit between the adjacent magnetoresistive elements 27. This contributes to improving the yield of the MRAM. - Furthermore, with the fabricating method according to the present embodiment, the
Al layer 51, formed on the side walls of the magnetoresistive element 27, is oxidized to form the sidewall insulating film 40. With this fabricating method, the oxidation gradually proceeds from the outer sides of theAl layer 51. Finally, all of theAl layer 51 is oxidized to form the Al2O3 layer 40. In this case, oxygen is introduced into an end of the Al2O3 layer, thetunnel barrier film 29. When thefree layer 30 is patterned by the Ar ion milling, thetunnel barrier film 29 has its surface beaten by Ar ions and is thus damaged. As a result, the oxygen may be lost at the end of thetunnel barrier film 29. Then, the insulating property of the Al2O3 layer 40 may be markedly lost to cause a short circuit between thefree layer 30 and the pinninglayer 28. With the fabricating method according to the present embodiment, when theAl layer 51 is oxidized, oxygen is also introduced into the end of thetunnel barrier film 29. Accordingly, the Al2O3 layer 40 has a sufficient insulating property. As a result, thefree layer 30 and the pinninglayer 28 can be electrically sufficiently separated from each other. That is, it is possible to prevent a short circuit in the magnetoresistive circuit 27. Therefore, the yield of the MRAM can be improved. - Furthermore, according to the first embodiment of the present invention, the operational reliability of the MRAM is improved. This will be described below.
- With the fabricating method according to the present embodiment, the Ar ion milling described in
FIG. 2I can be accomplished using an incident angle substantially perpendicular to the semiconductor substrate surface. Accordingly, the shape of thefree layer 30 in the magnetoresistive element 27 can be easily controlled. It is thus possible to hinder a value for a current required for a write from varying among magneto resistive elements. As a result, a write operation margin for the MRAM can be increased to improve the operational reliability of the MRAM. - Moreover, the shape of the
free layer 30 in the magnetoresistive element 27 can be easily controlled as described above, so that it is easy to control the horizontal extension of the pinninglayer 28 with respect to thefree layer 30. It is thus possible to reduce differences among magneto resistive elements in the adverse effects of leakage magnetic fields from the pinninglayer 28, or the like. As a result, the write operation margin for the MRAM can be increased to improve the operational reliability of the MRAM. - Now, with reference to
FIGS. 3, 4A , and 4B, description will be given of method of fabricating a semiconductor memory device according to a second embodiment of the present invention.FIG. 3 is a flow chart of MRAM fabricating steps according to the present embodiment.FIGS. 4A and 4B are sectional views sequentially showing some of the fabricating steps. The present embodiment is used to describe another method of fabricating the MRAM shown inFIGS. 1A and 1B , described in the above first embodiment. - First, the structure shown in
FIG. 2F is obtained through steps S1 to S8, described in the above first embodiment. Subsequently, in step S20 inFIG. 3 , theAl layer 51 is etched. That is, as shown inFIG. 4A , theAl layer 51 is etched using the Ar ion milling or the RIE method. As a result, theAl layer 51 remains only on thetunnel barrier film 29 and on the sides of thefree layer 30 andcap layer 36. Furthermore, theAl layer 51 is left so as to surround the periphery of thefree layer 30. - Then, in step S21 in
FIG. 3 , theAl layer 51 is oxidized to form the Al2O3 layer. That is, theAl layer 51 is plasma-oxidized using, for example, the ICP method. As a result, the sidewall insulating film 40 formed of an Al2O3 layer is completed as shown inFIG. 4B . - In the fabricating method according to the present embodiment, steps S8, S20, and S21 are also desirably executed without exposing the substrate to the atmosphere. To accomplish this, a semiconductor fabricating apparatus must be provided which can continuously execute the sputtering, plasma oxidization process, and RIE or ion milling. The series of processes are executed within this semiconductor fabricating apparatus. However, if the RIE is compared with the ion milling, the former is more preferable.
- Then, in step S11, the
tunnel barrier film 29 is patterned to obtain the structure shown inFIG. 2H . Subsequently, as in the case with the first embodiment, steps S12 to S17 are executed to complete the MRAM shown inFIGS. 1A and 1B . - According to the present embodiment, effects similar to those of the above first embodiment are obtained. At the same time, the operational reliability of the MRAM can be further improved. This will be described below.
- With the fabricating method according to the present embodiment, after the
Al layer 51 has been etched, it is oxidized to form the Al2O3 layer 40. Accordingly, the step of etching the Al2O3 layer 40 need not be executed before the pinninglayer 28 is patterned in contrast with the first embodiment. During the Ar ion milling, Al can be etched faster than Al2O3. Consequently, the etching operation can be easily stopped once theTa layer 26, forming the leading interconnect layer, is exposed when the ferromagnetic layer is etched by the Ar ion milling in order to form the pinninglayer 28. As a result, the resistance distribution of the leadinginterconnect layer 23 is improved. Furthermore, if the Al is etched using the RIE, the resistance distribution of the leadinginterconnect layer 23 can be further improved. This is because the use of the RIE enables theAl layer 51 to be selectively etched and enables the etching to be reliably stopped at the surface of thetunnel barrier film 29. In this case, only thetunnel barrier film 29 and the pinninglayer 28 must be etched by the Ar ion milling. As a result, the write operation margin for the MRAM can be increased to improve the operational reliability of the MRAM. - Now, with
FIGS. 5 and 6 A to 6I, description will be given of method of fabricating a semiconductor memory device according to a third embodiment of the present invention.FIG. 5 is a flow chart of MRAM fabricating steps according to the present embodiment.FIGS. 6A to 6I are sectional views sequentially showing some of the fabricating steps. The present embodiment relates to the MRAM fabricating method according to the above second embodiment which uses a hard mask. - First, the structure shown in
FIG. 2C is obtained through steps S1 to S4, described in the above first embodiment. Then, in step S30 inFIG. 5 , ahard mask layer 53 is formed on theTa layer 39 using the sputtering or CVD method. - Then, in step S31 in
FIG. 5 , a photo resist is applied to the surface of thehard mask layer 53 and is further patterned. That is, as shown inFIG. 6B , the photolithography technique is used to pattern the photo resist 50 so that the resist 50 has a pattern for forming the magnetic resistive element as in the case with the step described in step S5 in the above first embodiment. - Then, in step S32 in
FIG. 5 , thehard mask layer 53 is patterned by the RIE method or Ar ion milling using the photo resist 50 as a mask. Subsequently, the photo resist 50 is removed (step S33). Subsequently, in step S34 inFIG. 5 , a nonmagnetic layer (Ta layer hard mask layer 53 as a mask. As a result, thecap layer 36 such as the one shown inFIG. 6C is completed. - Then, in step S35 in
FIG. 5 , the ferromagnetic layer is patterned to form thefree layer 30. That is, as shown inFIG. 6D , an etching operation is performed until thetunnel barrier film 29 is exposed by the RIE method or Ar ion milling using thehard mask layer 53 as a mask. As a result, thePy layer 35 and theCo layer 34 are patterned to form thefree layer 30 of the magneto resistive element. - Then, in step S8 in
FIG. 5 , an Al layer is formed. That is, as shown inFIG. 6E , theAl layer 51 of about 5 nm film thickness is formed on thetunnel barrier film 29, thefree layer 30, thecap layer 36, and thehard mask layer 53 using the sputtering method. The present step corresponds to step S8 described in the above first embodiment. - Then, in step S20 in
FIG. 5 , theAl layer 51 is etched. That is, as shown inFIG. 6F , theAl layer 51 is etched using the Ar ion milling or the RIE method. As a result, as shown in the figure, theAl layer 51 remains only on thetunnel barrier film 29 and on the sides of thefree layer 30,cap layer 36, andhard mask layer 53. In particular, theAl layer 51 is left so as to surround the periphery of thefree layer 30. - Then, in step S21 in
FIG. 5 , theAl layer 51 is oxidized to form an Al2O3 layer. That is, theAl layer 51 is plasma-oxidized using, for example, the ICP method. As a result, the sidewall insulating film 40 formed of the Al2O3 layer is completed as shown inFIG. 6G - In the fabricating method according to the present embodiment, steps S35, S8, S20, and S21 are also desirably executed without exposing the substrate to the atmosphere. To accomplish this, a semiconductor fabricating apparatus must be provided which can continuously execute the sputtering, plasma oxidization process, and RIE or ion milling.
- Then, in step S11 in
FIG. 5 , thetunnel barrier film 29 is patterned to obtain the structure shown inFIG. 6H . Subsequently, in step S12, the ferromagnetic layer is patterned. As a result, the pinninglayer 28 such as the one shown inFIG. 6I is completed. - Subsequently, as described in the above first embodiment, steps S13 to S17 are executed to complete the MRAM.
- With the fabricating method according to the present embodiment, effects similar to those of the above first and second embodiments are obtained.
-
FIG. 7 is a flow chart of MRAM fabricating steps according to a variation of the present embodiment. The present variation relates to the above first embodiment which uses a hard mask layer. That is, even with a hard mask layer, the side wall insulating film may be formed by patterning the Al2O3 layer. - Then, with reference to
FIG. 8 , description will be given of a semiconductor memory device according to a fourth embodiment of the present invention.FIG. 8 is a sectional view of a memory cell in an MRAM, notably its magneto resistive element. - As shown in the figure, the magneto
resistive element 27 of the MRAM according to the present embodiment corresponds to the arrangement according to the first to third embodiments in which the composition of Al2O3 as thetunnel barrier film 29 is improved. That is, thetunnel barrier film 29 has a higher oxygen content at the end than in the center of the magnetoresistive element 27. Specifically, the composition of the tunnel barrier film is Al2Ox in the center of the magneto resistive element and is Al2Oy at its end, where x and y are both close to 3 and y>x. - The present structure can be formed by increasing, in the above first to third embodiments, the time required for the oxidizing process to provide excessive oxidization when the
Al layer 51 is oxidized. The excessive oxidization causes oxygen to enter thetunnel barrier film 29. As a result, the oxygen content in Al2O3 is higher at the end of the magneto resistive element. More specifically, in the steps inFIGS. 2G, 4B , and 6G, oxygen is introduced into an area of thetunnel barrier film 29 which is located immediately below the in-surface edge of thefree layer 20. This enables the oxygen content in this area of thetunnel barrier film 29 to be higher than that in the in-surface center of thefree layer 30. - With the configuration according to the present embodiment, effects similar to those of the above first and second embodiments are obtained. At the same time, the operational reliability of the MRAM can be further improved. This will be described below.
-
FIG. 9A shows the planar shape of an ideal magneto resistive element. Intrinsically, the magneto resistive element is desirably perfectly elliptic. In this case, as shown in the figure, the orientations of spins are substantially fixed. - However, the formation of a magneto resistive element of 0.1 μm size requires a very difficult machining technique. Accordingly, as shown in
FIG. 9B , the periphery of the magneto resistive element is actually prone to be somewhat notched. In such a situation, the orientations of spins in the periphery are disturbed. Thus, the orientations of spins in the free layer are not necessarily parallel/antiparallel with the pinning layer. For an MRAM of a Gbit class, the adverse effects in the periphery of the MTJ element are not negligible because its magneto resistive element is smaller. Accordingly, the MR ratio of the magneto resistive element decreases substantially. As a result, the read operation margin may decrease to degrade the operational reliability of the MRAM. - However, with the configuration according to the present embodiment, as shown in
FIG. 9C , thetunnel barrier film 29 has a higher oxygen content in the periphery of the magneto resistive element, which tends to be notched. Consequently, tunnel resistance per unit area is low in the center of the magnet resistive element, while it is high at the end of the element. That is, a tunnel current conducts easily through the center of the magneto resistive element but not through its end. Then, the area of thetunnel barrier film 29 which has the composition of Al2Oy does not substantially function as a magneto resistive element. The orientations of spins are prone to be disturbed in this are. In contrast, the area of thetunnel barrier film 29 which has the composition of Al2Ox substantially function as a magneto resistive element. The orientations of spins are substantially fixed in this are. This reduces the adverse effects on the MR ratio of the disturbed spin orientations at the end of the magneto resistive element. This in turn serves to provide a reliable NRAM of a Gbit class which has a large read margin. - Now, with reference to
FIG. 10 , description will be given of a semiconductor memory device according to a fifth embodiment of the present invention.FIG. 10 is a sectional view of a memory cell in an MRAM, notably, its magneto resistive element. - As shown in this figure, the magneto
resistive element 27 of the MRAM according to the present embodiment corresponds to the arrangement according to the above first to third embodiments in which thetunnel barrier film 29 has a larger film thickness at the end of the magneto resistive element. That is, thetunnel barrier film 29 has a film thickness d1 in the center of the magneto resistive element and a film thickness d2 at its end. In this case, d2>d1. - The present structure can be formed by increasing, in the above first to third embodiments, the time required for the oxidizing process to provide excessive oxidization when the
Al layer 51 is oxidized. The excessive oxidization causes oxygen to enter not only thetunnel barrier film 29 but also an area of the in-surface edge of thefree layer 30 which contacts with thetunnel barrier film 29. As a result, a part of theCoFe layer 34, forming thefree layer 30, is oxidized to form a CoOx layer and an FeOx layer. The CoOx layer and the FeOx layer are insulators and function as a part of the tunnel barrier film. That is, at the end of the magneto resistive element, thetunnel barrier film 29 is formed of an Al2O3 layer, a CoOx layer, and an FeOx layer. Consequently, thetunnel barrier film 29 apparently has a larger film thickness in the center than at the end of the magneto resistive element. - With the present embodiment, not only the effects described in the above first and second embodiments but also the effects described in the fourth embodiment are obtained. That is, with the structure according to the present embodiment, the
tunnel barrier film 29 has a larger film thickness in the periphery of the magnetoresistive element 27, which tends to be notched. Consequently, the tunnel resistance per unit area is low in the center of the magnet resistive element, while it is high at the end of the element. That is, a tunnel current flows easily through the center of the magneto resistive element but not through its end. As a result, the effects described in the above fourth embodiment contribute to reducing the adverse effects on the MR ratio of the disturbed spin orientations at the end of the magneto resistive element. This in turn serves to provide a reliable NRAM having a large read margin. - Now, with reference to
FIG. 12 , description will be given of a semiconductor memory device according to a sixth embodiment of the present invention.FIG. 12 is a sectional view of a memory cell in an MRAM, notably, its magneto resistive element. - As shown in this figure, the magneto
resistive element 27 of the MRAM according to the present embodiment corresponds to the arrangement according to the above first to third embodiments in which thetunnel barrier film 29 has a much larger film thickness at the end of the magneto resistive element. That is, thetunnel barrier film 29 has the film thickness d1 in the center of the magneto resistive element and a film thickness d3 at its end. In this case, d3>d2>d1. - The present structure can be formed by increasing, in the above first to third embodiments, the time required for the oxidizing process to provide excessive oxidization when the
Al layer 51 is oxidized. The excessive oxidization causes oxygen to enter not only thetunnel barrier film 29 but also the pinninglayer 28 and thefree layer 30. As a result, a CoOx layer and an FeOx layer are formed by oxidizing a part of the pinningferromagnetic layer 33, forming the pinninglayer 28, and a part of theCoFe layer 34, forming thefree layer 30. Thus, at the end of the magneto resistive element, thetunnel barrier film 29 is formed of an Al2O3 layer, and a CoOx and FeOx layers formed by oxidizing the CoFe layers 33 and 34. Consequently, thetunnel barrier film 29 apparently has a larger film thickness in the center than at the end of the magneto resistive element. - With the present embodiment, effects similar to those of the fifth embodiments are obtained. Further, the tunnel resistance at the end of the magneto resistive element can be further increased compared to the fifth embodiment. Therefore, the read margin can be further increased to provide a reliable MRAM.
- Now, with reference to
FIG. 13 , description will be given of a semiconductor memory device according to a seventh embodiment of the present invention.FIG. 13 is a sectional view of a memory cell in an MRAM, notably, its magneto resistive element. - As shown in the figure, the magneto
resistive element 27 comprises the pinninglayer 28, thetunnel barrier film 29 formed on the pinninglayer 28, and thefree layer 30 formed on thetunnel barrier film 29. The pinninglayer 28 has a stacked structure including theseed layer 31 formed of, for example, Py, theantiferromagnetic layer 32 formed of, for example, IrMn, and the pinningferromagnetic layer 33 formed of, for example, CoFe. Further, thefree layer 30 has amultilayer structure Py 35/CoFe 34. Thetunnel barrier film 29 has the film thickness d1 in the center of the magneto resistive element and a film thickness d4 at its end (d4>d1). - Now, with reference to
FIGS. 14A and 14B , description will be given of method of forming a magneto resistive element according to the present embodiment.FIGS. 14A and 14B are sectional views sequentially showing some of the MRAM fabricating steps. - First, the structure shown in
FIG. 2D is obtained by executing steps S1 to S5 inFIG. 1C , described in the above first embodiment. Then, in an Ar/Cl2 mixed gas and, for example, with the substrate temperature set at 220□, an etching operation is performed by the RIE method using the photo resist 50 as a mask. This etching operation is continued until theTa layer 26, a part of the leading interconnect layer, is exposed. As a result, theTa layer 39, theAl layer 38, theTa layer 37, thePy layer 35, theCoFe layer 34, the Al2O3 layer 29, the pinningferromagnetic layer 33, theantiferromagnetic layer 32, and theseed layer 31 are sequentially etched to obtain a magneto resistive element having the structure shown inFIG. 14A . During the etching, some chloride ions adhere to the neighborhood of end of the Al2O3 layer 29. Then, a very small amount of chloride atoms are diffused toward the inside of the magneto resistive element along the interface between the Al2O3 layer 29 and the CoFe layers 33 and 34 owing to the substrate temperature of 220□. - Then, the magneto resistive element is exposed to an oxidization atmosphere. More specifically, the magneto resistive element is oxidized, for example, for about 5 minutes in an oxygen atmosphere at a pressure of about 200 Torr. Then, the CoFe layers 33 and 34, arranged over and under the
tunnel barrier film 29, respectively, are oxidized at a higher speed in their areas which correspond to the end of the magneto resistive element and which are also close to their interfaces. Thus, the structure shown inFIG. 14B is obtained. - With the configuration according to the present embodiment, in contrast with the above first to third embodiments, the side
wall insulating film 40 is not formed. However, a CoOx layer and an FeOx layer are formed by oxidizing the CoFe layers 33 and 34, arranged over and under thetunnel barrier film 29, respectively, in their areas corresponding to the end of the magneto resistive element. Accordingly, thetunnel barrier film 29 is considered to have a larger film thickness at the end of the magneto resistive element. Consequently, as in the above first embodiment, a short circuit can be hindered from occurring between the pinninglayer 28 and thefree layer 30 owing to residue. Further, the magneto resistive element described inFIG. 2I can be etched using an incident angle substantially perpendicular to the semiconductor substrate surface. It is thus possible to hinder a short circuit between adjacent magneto resistive elements. Furthermore, oxidization serves to supply oxygen to the end of the Al2O3 layer corresponding to the end of the magneto resistive element. This hinders a short circuit between the pinninglayer 28 and thefree layer 30. As a result, the yield of the MRAM can be improved. Further, as in the above first embodiment, the operational reliability of the MRAM can be improved. - Now, with reference to
FIG. 15A , description will be given of a semiconductor memory device according to an eighth embodiment of the present invention.FIG. 15A is a sectional view of a memory cell in an MRAM according to the present embodiment. The present embodiment is obtained by applying the above first embodiment to a top pin type MRAM. Consequently, the structure according to the present embodiment is similar to that described in the above first embodiment except for the magneto resistive element and its peripheral structure. Accordingly, the description of components similar to those of the above first embodiment is omitted. - As shown in the figure, the magneto
resistive element 27 is formed on the nonmagneticconductive film 23, functioning as a leading interconnect layer. The magnetoresistive element 27 is, for example, an MTJ element. The structure of the magnetoresistive element 27 will be described with reference toFIGS. 15A and 15B .FIG. 15B is a perspective view of a semiconductor memory device, focusing on the magnetoresistive element 27. - As shown in the figures, the magneto
resistive element 27 is shaped like a general ellipse the major axis of which extends along the easy axis. It includes thefree layer 30 formed on the nonmagneticconductive film 23, thetunnel barrier film 29 formed on thefree layer 30, and the pinninglayer 28 formed on thetunnel barrier film 29. Thefree layer 30 is formed of a stacked film including aseed layer 60 formed of Cu of, for example,film thickness 5 nm and a permalloy (Py: NiFe)layer 65 of, for example,film thickness 5 nm which are sequentially formed. Thetunnel barrier film 29 is formed of an Al2O3 layer of, for example,film thickness 1 to 1.5 nm. The pinninglayer 28 is formed of a stacked film including aCoFe layer 61 of, for example, film thickness 1.5 nm, anRu layer 62 offilm thickness 1 nm, and aCoFe layer 63 of, for example, film thickness 2 nm which are sequentially stacked. - The
free layer 30 and thetunnel barrier film 29 have substantially the same surface area and completely overlap each other. The pinninglayer 28 has a smaller surface area than thefree layer 30 and thetunnel barrier film 29 and is provided, as a whole, on thetunnel barrier film 29. The magnetoresistive element 27 is thus formed. - An
antiferromagnetic layer 64 is formed on the pinninglayer 28. Theantiferroelectric layer 64 is formed of an IrMn layer of, for example,film thickness 15 nm. Furthermore, the cap layer is formed on theantiferromagnetic layer 64. Thecap layer 36 is formed of a Ta layer of, for example,film thickness 5 nm. Further, the sidewall insulating film 40 is formed on thetunnel barrier film 29 so as to surround at least the periphery of the pinninglayer 28. The sidewall insulating film 40 is formed of, for example, an Al2O3 film. - The other arrangements are similar to those of the first embodiment.
- Now, with reference to
FIGS. 15C and 16A to 16F, description will be given of method of fabricating the semiconductor memory device shown inFIGS. 15A and 15B .FIG. 15C is a flow chart of MRAM fabricating steps according to the present embodiment.FIGS. 16A to 16F are sectional views sequentially showing the fabricating steps. InFIGS. 16A to 16F, the structure including the metal interconnect layers 19 and 20 and other components located below them is omitted. Further, detailed description will be given of points different from those of the fabricating method described in the above first embodiment. - First, as described in the first embodiment, in step S1 in
FIG. 15C , the structure shown inFIG. 2A is obtained. Then, in step S40, a nonmagnetic layer, a metal layer, and a ferromagnetic layer are formed on theinterlayer insulating film 21. That is, as shown inFIG. 16A , a nonmagnetic conductive film (Ta layer 26/Al layer 25/Ta layer 24) is formed on theinterlayer insulating film 21 and thecontact plug 22. Subsequently, a metal layer, for example, theCu layer 60 offilm thickness 5 nm is formed on the nonmagnetic conductive film. Then, a ferromagnetic layer, for example, thepermalloy layer 30 offilm thickness 5 nm is formed on themetal layer 60. Themetal layer 60 and theferromagnetic layer 65 are used to form a free layer. - Furthermore, in step S3, the
tunnel barrier film 29 is formed on theferromagnetic layer 65. Subsequently, in step S41, a ferromagnetic layer is formed on thetunnel barrier film 29. That is, theCoFe layer 61 of, for example, film thickness 1.5 nm, theRu layer 62 of, for example,film thickness 1 nm, and theCoFe layer 63 of, for example, film thickness 2 nm are sequentially formed on thetunnel barrier film 29 using the sputtering method. The ferromagnetic layer formed of the multilayer film CoFe/Ru/CoFe is used to form a pinning layer of the magneto resistive layer. Subsequently, an antiferromagnetic layer, for example, theIrMn layer 64 offilm thickness 15 nm is formed on theCoFe layer 63. Furthermore, a nonmagnetic conductive film, for example, theTa layer 36 offilm thickness 5 nm is formed on theIrMn layer 64. This nonmagneticconductive film 36 is used to form a cap layer. As a result, the structure shown inFIG. 16A is completed. - Then, in step S5, a photo resist is applied to the surface of the nonmagnetic
conductive film 36. Then, the photolithography technique is used to pattern the photo resist so that the resist has a pattern for forming the magneto resistive element. Subsequently, in step S42, the nonmagneticconductive film 36, theantiferromagnetic layer 64, and theferromagnetic layers 61 to 63 are patterned using the RIE method or the Ar ion milling. As a result, the pinninglayer 28 of the magneto resistive element is formed as shown inFIG. 16B . Subsequently, the resist is removed (step S7). - Then, in step S8, the
Al layer 51 is formed to obtain the structure shown inFIG. 16C . Subsequently, in step S9, theAl layer 51 is oxidized to form the Al2O3 layer 40. As a result, the structure shown inFIG. 16D is obtained. That is, the pinninglayer 28, theantiferromagnetic layer 64, and thecap layer 36 are covered with the Al2O3 layer 40. - Then, in step S10 in
FIG. 15C , the Al2O3 layer 40 is etched to form a side wall insulating film. Subsequently, in step S11, thetunnel barrier film 29 is etched. As a result, as shown inFIG. 16E , the Al2O3 layer 40 remains only on thetunnel barrier film 29 and on the sides of theantiferromagnetic layer 64 and pinninglayer 28 and on the side of a part of thecap layer 36. Furthermore, the Al2O3 layer 40 is left so as to surround the periphery of the pinninglayer 28 andantiferromagnetic layer 64. The Al2O3 layer 40 has only to surround at least the periphery of the pinninglayer 28 and need not surround the entire sides of theantiferromagnetic layer 64. - Then, in step S43, the
ferromagnetic layer 65 and themetal layer 60 are patterned. As a result, thefree layer 30 is formed as shown inFIG. 16F . The sides of thefree layer 30 are formed so as to be flush with the sides of the Al2O3 layer 40. Accordingly, the width of thefree layer 30 is formed to be larger than that of the pinninglayer 28 by double the width of the Al2O3 layer 40. The present steps complete the magnetoresistive element 27 shaped like an ellipse the major axis of which extends along the easy axis as shown inFIG. 15B . Further, as described in the first embodiment, although all of the stacked film forming thefree layer 30 may be patterned, it is sufficient to pattern at least theNiFe layer 65 in step S43. - Subsequently, the structure shown in
FIGS. 15A and 15B is completed through steps S13 to S17, described in the above first embodiment. - As described above, with the structure and fabricating method according to the present embodiment, effects similar to those of the above first embodiment are obtained even with an MRAM of a top pin type structure in which a pinning layer is formed on a free layer.
- Now, with reference to
FIGS. 17, 18A , and 18B, description will be given of method of fabricating a semiconductor memory device according to a ninth embodiment of the present invention.FIG. 17 is a flow chart of MRAM fabricating steps according to the present embodiment.FIGS. 18A and 18B are sectional views sequentially showing some of the fabricating steps. The present embodiment corresponds to the above second embodiment applied to a top pin type MRAM. It is used to describe another method of fabricating the MRAM shown inFIGS. 15A and 15B , described in the above eighth embodiment. - First, the structure shown in
FIG. 16C is obtained through steps S1 to S8 described in the above eighth embodiment. Subsequently, in step S20 inFIG. 17 , theAl layer 51 is etched. That is, as shown inFIG. 18A , theAl layer 51 is etched using the Ar ion milling or the RIE method. As a result, as shown in the figures, theAl layer 51 remains only on thetunnel barrier film 29 and on the sides of the pinninglayer 28,antiferromagnetic layer 64, andcap layer 36. Furthermore, theAl layer 51 is left so as to surround the periphery of the pinninglayer 28. - Then, in step S21, the
Al layer 51 is oxidized to form an Al2O3 layer. As a result, as shown inFIG. 18B , the sidewall insulating film 40 formed of the Al2O3 layer is completed. - Then, in step S11, the
tunnel barrier film 29 is patterned to obtain the structure shown inFIG. 16E . Subsequently, as in the case with the eighth embodiment, the MRAM shown inFIGS. 15A and 15B is completed through steps S43 to S17. - With the structure and fabricating method according to the present embodiment, the effects described in the above second embodiment are obtained even with a top pin type MRAM.
- Now, with reference to
FIGS. 19 and 20 A to 20F, description will be given of method of fabricating a semiconductor memory device according to a tenth embodiment of the present invention.FIG. 19 is a flow chart of MRAM fabricating steps according to the present embodiment.FIGS. 20A to 20F are sectional views sequentially showing some of the fabricating steps. The present embodiment corresponds to the above third embodiment applied to a top pin type MRAM. - First, the structure shown in
FIG. 16A is obtained through steps S1 to S41 described in the above eighth embodiment. Then, in step S30, thehard mask layer 53 is formed on theTa layer 36 using the sputtering method or the CVD method. Thus, the structure shown inFIG. 20A is obtained. - Then, in steps S31 and S32, a photo resist is applied to the surface of the
hard mask layer 53. As shown inFIG. 20B , the lithography technique and etching are used to pattern thehard mask layer 53 so that thelayer 53 has a pattern for forming the magnetic resistive element. Thereafter, the photo resist 50 is removed (step S33). Subsequently, in step S34, thenonmagnetic layer 36 is patterned by the RIE method or Ar ion milling using thehard mask layer 53 as a mask, to form a cap layer. Then, in step S50, theferromagnetic layer 64 is patterned. Furthermore, theantiferromagnetic layers 61 to 63 are patterned to form the pinninglayer 28. As a result, a structure such as the one shown inFIG. 20C is obtained. - Then, in step S8, an Al layer is formed to obtain the structure shown in
FIG. 20D . Subsequently, in step S20, theAl layer 51 is etched. In step S21, theAl layer 51 is oxidized to form the Al2O3 layer 40. As a result, the sidewall insulating film 40 formed of the Al2O3 layer is completed as shown inFIG. 20E . The sidewall insulating film 40 covers the sides of the pinninglayer 28,antiferromagnetic layer 64,cap layer 36, andhard mask 53. - Then, in step S11, the
tunnel barrier film 29 is patterned. Furthermore, in step S43, theferromagnetic layer 65 and themetal layer 60 are patterned. As a result, thefree layer 30 is completed to obtain the structure shown inFIG. 20F . - Subsequently, steps S13 to S17 are executed as described in the above first embodiment to complete the MRAM.
- Also with the fabricating method according to the present embodiment, effects similar to those of the above first and second embodiments are obtained even with a top pin type MRAM.
-
FIG. 21 is a flow chart of MRAM fabricating steps according to a variation of the present embodiment. The present variation relates to the above first embodiment applied to a top pin type MRAM and using a hard mask layer. That is, even if a hard mask layer is used, a side wall insulating film may be formed by patterning an Al2O3 film. - Now, with reference to
FIG. 22 , description will be given of a semiconductor memory device according to an eleventh embodiment.FIG. 22 is a sectional view of a memory cell in an MRAM, notably its magneto resistive element according to the present embodiment. The present embodiment corresponds to the above fourth embodiment applied to a top pin type MRAM. Accordingly, its detailed description is omitted. - As shown in the figure, the magneto
resistive element 27 of the MRAM according to the present embodiment corresponds to the arrangement according to the eighth to tenth embodiments in which the composition of Al2O3 as thetunnel barrier film 29 is improved. That is, thetunnel barrier film 29 has a higher oxygen content at the end than in the center of the magnetoresistive element 27. Specifically, the composition of the tunnel barrier film is Al2Ox in the center of the magneto resistive element and is Al2Oy at its end, where x and y are both close to 3 and y>x. - With the configuration according to the present embodiment, the effects described in the above fourth embodiment are obtained even with a top pin type MRAM.
- Now, with reference to
FIG. 23 , description will be given of a semiconductor memory device according to a twelfth embodiment.FIG. 23 is a sectional view of a memory cell in an MRAM, notably its magneto resistive element according to the present embodiment. The present embodiment corresponds to the above fifth embodiment applied to a top pin type MRAM. Accordingly, its detailed description is omitted. - As shown in the figure, the magneto
resistive element 27 of the MRAM according to the present embodiment corresponds to the arrangement according to the above eighth to tenth embodiments in which thetunnel barrier film 29 has a larger film thickness at the end of the magneto resistive element. That is, thetunnel barrier film 29 has the film thickness d1 in the center of the magneto resistive element and the film thickness d2 at its end. In this case, d2>d1. - The present structure can be formed by increasing, in the above eighth to tenth embodiments, the time required for the oxidizing process to provide excessive oxidization when the
Al layer 51 is oxidized. The excessive oxidization causes oxygen to enter not only the Al2O3 layer 29 but also an area of the in-surface edge of the pinninglayer 28 which contacts with thetunnel barrier film 29. As a result, a part of theCoFe layer 61, forming the pinninglayer 30, is oxidized to form a CoOx layer and an FeOx layer. That is, at the end of the magneto resistive element, thetunnel barrier film 29 is formed of an Al2O3 layer, a CoOx layer, and an FeOx layer. Consequently, thetunnel barrier film 29 apparently has a larger film thickness in the center than at the end of the magneto resistive element. - With the above configuration, the effects described in the above fifth embodiment are obtained even with a top pin type MRAM.
- Now, with reference to
FIG. 24 , description will be given of a semiconductor memory device according to a thirteenth embodiment.FIG. 24 is a sectional view of a memory cell in an MRAM, notably its magneto resistive element according to the present embodiment. The present embodiment corresponds to the above sixth embodiment applied to a top pin type MRAM. Accordingly, its detailed description is omitted. - As shown in this figure, the magneto
resistive element 27 of the MRAM according to the present embodiment corresponds to the arrangement according to the above eighth to tenth embodiments in which thetunnel barrier film 29 has a much larger film thickness at the end of the magneto resistive element. - The present structure can be formed by increasing, in the above eighth to tenth embodiments, the time required for the oxidizing process to provide excessive oxidization when the
Al layer 51 is oxidized. The excessive oxidization causes oxygen to enter not only the Al2O3 layer 29 but also the pinninglayer 28 and thefree layer 30. As a result, a part of theCoFe layer 34, forming thefree layer 30, is oxidized to form a CoOx layer and an FeOx layer. Further, a part of theNiFe layer 65, forming thefree layer 30, is oxidized to form an NiFe oxide film. Thus, at the end of the magneto resistive element, thetunnel barrier film 29 is formed of an Al2O3 layer, and an insulating film formed by oxidizing theCoFe layer 61 andNiFe layer 65. Consequently, thetunnel barrier film 29 apparently has a larger film thickness in the center than at the end of the magneto resistive element. - According to the present embodiment, effects similar to those of the above sixth embodiment are obtained even with a top pin type MRAM.
- Now, with reference to
FIG. 25 , description will be given of a semiconductor memory device according to a fourteenth embodiment.FIG. 25 is a sectional view of a memory cell in an MRAM, notably its magneto resistive element according to the present embodiment. The present embodiment corresponds to the above seventh embodiment applied to a top pin type MRAM. - As shown in the figure, the magneto
resistive element 27 comprises thefree layer 30, thetunnel barrier film 29 formed on thefree layer 30, and the pinninglayer 28 formed on thetunnel barrier film 29. Thefree layer 30 has a stacked structure including theseed layer 60 formed of, for example, Cu and theferromagnetic layer 30 formed of, for example, Py. The pinninglayer 28 also has a stacked structure including, for example, theCoFe layer 61, theRu layer 62, and theCoFe layer 63, which are sequentially formed. Thetunnel barrier film 29 has the film thickness d1 in the center of the magneto resistive element and the film thickness d4 at its end (d4>d1). - A method of forming the magneto resistive element according to the present embodiment is similar to that of the above seventh embodiment. That is, the structure shown in
FIG. 16B is obtained through steps S1 to S42 inFIG. 15C , described in the above eighth embodiment. Subsequently, thetunnel barrier film 29, theferromagnetic layer 30, and themetal layer 60 are sequentially etched. Then, the magneto resistive element is exposed to an oxygen atmosphere. As a result, the CoFe layers 61 andpermalloy layer 65, arranged over and under thetunnel barrier film 29, respectively, are oxidized in their areas corresponding to the end of the magneto resistive element. Thus, the structure shown inFIG. 25 is obtained. - According to the present embodiment, effects similar to those of the above seventh embodiment are obtained even with a top pin type MRAM.
- Now, with reference to
FIG. 26A , description will be given of method of fabricating a semiconductor memory device according to a fifteenth embodiment of the present invention.FIG. 26A is a flow chart of MRAM fabricating steps according to the present embodiment. - As shown in the figure, the fabricating method according to the present embodiment corresponds to the fabricating steps described in the above first embodiment, variation of the third embodiment, eighth embodiment, and variation of the tenth embodiment wherein the Al layer is oxidized in step S9 and then annealed in step S60.
- The fabricating method according to the present embodiment improves the insulating property of the side
wall insulating film 40. The Al2O3 film forming the sidewall insulating film 40 may have the loss of oxygen or include an area with an excessive amount of Al or oxygen. However, by oxidizing and then annealing the Al layer as in the present embodiment, Al and oxygen atoms can be made uniform. As a result, the insulating property of the Al2O3 can be improved. Further, once the Al layer is oxidized, the composition of the resultant side wall insulating film is not completely Al2O3. However, the annealing operation helps complete the composition of the side wall insulating film. Therefore, the insulating property is improved. -
FIG. 26B is a flow chart showing some MRAM fabricating steps according to a variation of the present embodiment. The present variation corresponds to the fabricating steps described in the above second, third, ninth, and tenth embodiments wherein the Al layer is oxidized in step S21 and then annealed in step S60. The above effects are also obtained using a fabricating method according to the present variation. The annealing in step S60 may be carried out at any time after the Al layer oxidizing step and need not necessarily be executed immediately after the oxidizing step. Further, the annealing step may be continuously executed with the Al layer forming and oxidizing steps and other steps within the same fabricating apparatus. - As described above, according to the first to sixth embodiments of the present invention, the side
wall insulating wall 40 is formed on thetunnel barrier film 29 so as to surround the periphery of thefree layer 30. It is thus possible to hinder a short circuit between the pinninglayer 28 and thefree layer 30 caused by residue resulting from the Ar ion milling. Further, since the sidewall insulating film 40 prevents a short circuit between the pinninglayer 28 and thefree layer 30, ions can enter the semiconductor substrate surface substantially perpendicularly to it during the Ar ion milling step executed to form the pinninglayer 28. Thus, the shape of the pinninglayer 28 can be easily controlled to ensure a sufficient operation margin for the MRAM. Furthermore, the sidewall insulating film 40 is formed by oxidizing theAl layer 51. In this case, oxygen is also supplied to the end of thetunnel barrier film 29. Consequently, those areas of thetunnel barrier film 29 which correspond to the ends of the magneto resistive element can sufficiently maintain their insulating property. This makes it possible to prevent a short circuit between the pinninglayer 28 and thefree layer 30. - Further, according to the seventh and fourteenth embodiments, a part of the pinning
layer 28 andfree layer 30 are oxidized. As a result, thetunnel barrier film 29 has a larger film thickness at the end of the magneto resistive element, thus producing the above effects. - Furthermore, according to the eighth to thirteenth embodiments, effects similar to those of the above first to sixth embodiments are obtained even with a top pin type MRAM. That is, the side
wall insulating film 40 is formed on thetunnel barrier film 29 so as to surround the periphery of the pinninglayer 28. It is thus possible to prevent a short circuit between the pinninglayer 28 and thefree layer 30. Further, ions can enter the semiconductor substrate surface substantially perpendicularly to it during the Ar ion milling step executed to form thefree layer 30. Thus, the shape of thefree layer 30 can be easily controlled to ensure a sufficient operation margin for the MRAM. - Furthermore, according to the fifteenth embodiment, the
Al layer 51 is oxidized and then annealed. This results in the uniform composition of the Al2O3 layer forming the sidewall insulating film 40. Thus, the insulating property of the sidewall insulating film 40 can be improved. - In the description of the above embodiments, Al is cited as an example of material used to form the side
wall insulating film 40. However, the present embodiment is not particularly limited to Al. Other metal or alloy may be used. Preferably, it is desirable to use material that is easier to oxidize than the ferromagnetic material used for the free layer or the pinning layer. Further, the formation of the sidewall insulating film 40 is not limited to oxidization. For example, nitridization or fluoridization may be used. However, in view of the yield and manufacturing costs, the sidewall insulating film 40 and thetunnel barrier film 29 are desirably an oxide, a nitride, or a fluoride containing the same metal element. For example, Al2O3, AlN, MgO, HfO2, GaO, LaAlO3, MgF2, CaF2, or the like may be used. These compounds may have a small loss of oxygen (nitrogen or fluorine). Further, the above fabricating steps are not limited to the above order. The order can be changed as drastically as possible. Furthermore, in the description of the above eighth to thirteenth embodiments, the pinninglayer 28 has a multilayer structure including the CoFe layers 61 and 63 and theRu layer 62. However, the pinninglayer 28 may be formed only of a CoFe layer. - Further, in the description of the above embodiments, the magneto resistive element is a memory cell using an MTJ element. However, a GMR (Giant Magneto Resistive) element, a CMR (Colossal Magneto Resistive) element, or the like may be used.
- Various applications are possible in magneto resistive random access memories (semiconductor memory) according to the first to fifteenth embodiments of the present invention. FIGS. 27 to 33 show some examples of applications thereof.
- As an example,
FIG. 27 shows a DSL data path part of a modem for a digital subscriber line (DSL). The modem comprises a programmable digital signal processor (DSP) 100, an analogue-digital converter 110, a digital-analogue converter 120, filters 130 and 140, atransmission driver 150, and areceiver amplifier 160. In the structure ofFIG. 27 , a band-pass filter is omitted. Instead, it includes, as optional memories of various types which can hold line code programs, a magneto resistiverandom access memory 170 according to the first to fifteenth embodiments of the present invention, and anEEPROM 180. - In this example, two memories of the magneto resistive random access memory and EEPROM are used as memories for holding the line code programs. However, the EEPROM may be replaced by another magneto resistive random access memory. Further, only a magneto resistive random access memory may be used, instead of using two memories.
- As another example,
FIG. 28 shows a part of realizing a communication function in a cellular phone terminal. As shown inFIG. 28 , the part of realizing a communication function comprises a transmission/reception antenna 201, anantenna sharing device 202, a receivingsection 203, a baseband processing section 204, a DSP (Digital Signal Processor) 205 used as a voice codec, a speaker (receiver) 206, a microphone (transmitter) 207, a transmittingsection 208, and afrequency synthesizer 209. - Further, as shown in
FIG. 28 , thecellular phone terminal 300 is provided with acontrol section 200 which controls sections of the cellular phone terminal. Thecontrol section 200 is a microcomputer formed by connecting aCPU 221, aROM 222, a magneto resistive random access memory (MRAM 223 according to the first to fifteenth embodiments of the present invention, and aflash memory 224 through aCPU bus 225. Some programs to be executed in theCPU 221 and necessary data such as fonts for display are prestored in theROM 222. Further, theMRAM 223 is mainly used as a work space. For example, theMRAM 223 is used for storing data which is being calculated according to necessity when theCPU 221 is executing a program, or for temporarily storing data to be transmitted and received among the sections. Theflash memory 224 stores setting parameters, in the case of adopting a method of use in which the setting conditions just before turning off the power of thecellular phone terminal 300 is stored and the same setting conditions are used when the terminal is turned on next. Specifically, theflash memory 224 is a non-volatile memory, in which the stored data is not erased by turning off the power of the cellular phone terminal. - Although the
ROM 222,MRAM 223, andflash memory 224 are used in this application example, theflask memory 224 may be replaced by a magneto resistive random access memory according to the first to fifteenth embodiments of the present invention. Further, theROM 222 may also be replaced by a magneto resistive random access memory according to the first to fifteenth embodiments of the present invention. -
FIG. 29 to 33 show an example in which a magneto resistive random access memory according to the first to fifteenth embodiments of the present invention is applied to a card (MRAM card), such as a smart media, which stores media contents. - In
FIG. 29 , anMRAM card 400 comprises anMRAM chip 401, anopening portion 402, a shutter 403, and anexternal terminal 404. TheMRAM chip 401 is contained inside the cardmain body 400, and is exposed to the outside through theopening portion 402. When the MRAM card is carried, theMRAM chip 401 is covered with the shutter 403. The shutter 403 is formed of a material having an effect of shielding the chip from an external magnetic field, such as ceramic. When the data in the card is transferred, the shutter 403 is opened and theMRAM chip 401 is exposed. Theexternal terminal 404 is used for taking out the contents data stored in the MRAM card to the exterior. -
FIGS. 30 and 31 are a top view and a sectional view of a transfer device which transfers data to the MRAM card. The transfer device is a card-inserting type transfer device. Asecond MRAM card 450 which an end user uses is inserted in an insertingsection 510 of thetransfer device 500, and pushed into the device until it is stopped by astopper 520. Thestopper 520 is also used as a member for positioning thefirst MRAM 550 and the second MRAM card. Simultaneously with positioning thesecond MRAM card 450 to a predetermined position, data stored in the first MRAM card is transferred to the second MRAM card. -
FIG. 32 shows a fit-in type transfer device. In this type, a second MRAM card is mounted on a first MRAM against thestopper 520, as shown in an arrow inFIG. 32 , such that the second MRAM card is fitted on the first MRAM. The transfer method thereof is the same as that of the card-inserting type, and its explanation is omitted. -
FIG. 33 shows a slide-type transfer device. In this type, areceiver slide 560 is provided on atransfer device 500, in the same manner as a CD-ROM drive and a DVD drive. Thereceiver slide 560 is moved as shown by an arrow inFIG. 33 . When thereceiver slide 560 has been moved to the state as shown by a broken line inFIG. 33 , asecond MRAM card 450 is placed on thereceiver slide 560, and thereceiver slide 560 carries the second MRAM card into thetransfer device 500. The slide-type device is the same as the card-insertion type in the point that the second MRAM card is carried such that a distal end portion of the second MRAM card abuts against thestopper 520 and in the transfer method. Therefore, their explanations are omitted. - In the embodiments described above, the side
wall insulating film 40 covers either side of the pinninglayer 28 orfree layer 30 entirely. Nonetheless, the sides of thelayer 28 orlayer 30 need not be entirely covered. - If the
free layer 30 provided on thetunnel barrier film 29 is thick, the insulatingfilm 40 may cover only a part of the side of thefree layer 30 as shown inFIG. 34 . More precisely, thefilm 40 may cover only the lower part of the side of thelayer 30, which lies near thetunnel barrier film 29. Thus, thefilm 40 does not cover the upper part of the side of thelayer 30. - In the case of the top pin type MRAM, the insulating
film 40 may cover only a part of the side of the pinninglayer 28 as illustrated inFIG. 35 . More specifically, thefilm 40 may cover only the lower part of the side of the pinninglayer 28, which lies near thetunnel barrier film 29. - Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims (6)
1. A semiconductor memory device comprising:
a memory cell comprising a first ferromagnetic film, a tunnel barrier film formed on the first ferromagnetic film, and a second ferromagnetic film formed on the tunnel barrier film, the tunnel barrier film having a larger film thickness in its in-surface edge portion than in its in-surface central portion;
a side wall insulating film formed so as to surround at least sides of the second ferromagnetic film; and
an interlayer insulating film formed so as to cover the memory cell and the side wall insulating film.
2. A semiconductor memory device comprising:
a memory cell comprising a first ferromagnetic film, a tunnel barrier film formed on the first ferromagnetic film, and a second ferromagnetic film formed on the tunnel barrier film, the tunnel barrier film having a larger film thickness in its in-surface edge portion than in its in-surface central portion; and
a side wall insulating film formed so as to surround at least sides of the second ferromagnetic film and containing a metal element.
3. A semiconductor memory device comprising:
a memory cell comprising a first ferromagnetic film, a tunnel barrier film formed on the first ferromagnetic film, and a second ferromagnetic film formed on the tunnel barrier film, the tunnel barrier film having a larger film thickness in its in-surface edge portion than in its in-surface central portion; and
a side wall insulating film formed on the tunnel barrier film so as to surround a periphery of the second ferromagnetic film.
4. A semiconductor memory device comprising:
a memory cell comprising a first ferromagnetic film, a tunnel barrier film formed on the first ferromagnetic film and containing oxygen elements, and a second ferromagnetic film formed on the tunnel barrier film, the tunnel barrier film having a larger tunnel resistance per unit area in its in-surface edge portion than in its in-surface central portion, the tunnel barrier film having a larger film thickness in its in-surface edge portion than in its in-surface central portion.
5. The device according to claim 4 , wherein the tunnel barrier film contains in its in-surface edge portion a magnetic metal element contained in at least one of the first and second magnetic films.
6. The device according to claim 4 , wherein the tunnel barrier film is formed of aluminum oxide.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/520,686 US20070007569A1 (en) | 2003-03-24 | 2006-09-14 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003080586 | 2003-03-24 | ||
JP2003-080586 | 2003-03-24 | ||
JP2003-207564 | 2003-08-14 | ||
JP2003207564A JP4008857B2 (en) | 2003-03-24 | 2003-08-14 | Semiconductor memory device and manufacturing method thereof |
US10/649,704 US20040188732A1 (en) | 2003-03-24 | 2003-08-28 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
US11/109,675 US7122854B2 (en) | 2003-03-24 | 2005-04-20 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
US11/520,686 US20070007569A1 (en) | 2003-03-24 | 2006-09-14 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/649,704 Division US20040188732A1 (en) | 2003-03-24 | 2003-08-28 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
US11/109,675 Division US7122854B2 (en) | 2003-03-24 | 2005-04-20 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070007569A1 true US20070007569A1 (en) | 2007-01-11 |
Family
ID=32829029
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/649,704 Abandoned US20040188732A1 (en) | 2003-03-24 | 2003-08-28 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
US11/109,675 Expired - Fee Related US7122854B2 (en) | 2003-03-24 | 2005-04-20 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
US11/520,686 Abandoned US20070007569A1 (en) | 2003-03-24 | 2006-09-14 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/649,704 Abandoned US20040188732A1 (en) | 2003-03-24 | 2003-08-28 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
US11/109,675 Expired - Fee Related US7122854B2 (en) | 2003-03-24 | 2005-04-20 | Semiconductor memory device comprising magneto resistive element and its manufacturing method |
Country Status (4)
Country | Link |
---|---|
US (3) | US20040188732A1 (en) |
EP (1) | EP1463110B1 (en) |
JP (1) | JP4008857B2 (en) |
CN (1) | CN1542844B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102754210A (en) * | 2010-01-14 | 2012-10-24 | 高通股份有限公司 | Spin torque driven magnetic tunnel junction with non-uniform current path and composite hardmask architecture for forming the same |
US20160308117A1 (en) * | 2012-09-13 | 2016-10-20 | Micron Technology, Inc. | Magnetic memory cell structures, arrays, and semiconductor devices |
US11195989B2 (en) | 2017-03-09 | 2021-12-07 | Sony Semiconductor Solutions Corporation | Ferromagnetic tunnel junction element and method of manufacturing the same |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4192075B2 (en) * | 2002-11-28 | 2008-12-03 | 株式会社東芝 | Method for manufacturing magnetic storage device |
KR100500455B1 (en) * | 2003-08-11 | 2005-07-18 | 삼성전자주식회사 | Magnetic tunnel junction structure having a oxidized buffer layer and method of fabricating the same |
US6984529B2 (en) * | 2003-09-10 | 2006-01-10 | Infineon Technologies Ag | Fabrication process for a magnetic tunnel junction device |
US7112454B2 (en) * | 2003-10-14 | 2006-09-26 | Micron Technology, Inc. | System and method for reducing shorting in memory cells |
US6949435B2 (en) * | 2003-12-08 | 2005-09-27 | Sharp Laboratories Of America, Inc. | Asymmetric-area memory cell |
JP4074281B2 (en) * | 2004-09-14 | 2008-04-09 | 株式会社東芝 | Magnetic random access memory |
JP2006179701A (en) * | 2004-12-22 | 2006-07-06 | Toshiba Corp | Magnetic random access memory |
WO2006070803A1 (en) * | 2004-12-28 | 2006-07-06 | Nec Corporation | Magnetic random access memory and method for manufacturing same |
KR100697282B1 (en) * | 2005-03-28 | 2007-03-20 | 삼성전자주식회사 | Resistive memory cell, method for forming the same and resistive memory array using the same |
KR100719345B1 (en) * | 2005-04-18 | 2007-05-17 | 삼성전자주식회사 | Methods of forming a magnetic memory device |
JP5072012B2 (en) | 2005-11-14 | 2012-11-14 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US20070187785A1 (en) * | 2006-02-16 | 2007-08-16 | Chien-Chung Hung | Magnetic memory cell and manufacturing method thereof |
US8508984B2 (en) * | 2006-02-25 | 2013-08-13 | Avalanche Technology, Inc. | Low resistance high-TMR magnetic tunnel junction and process for fabrication thereof |
US20080246104A1 (en) * | 2007-02-12 | 2008-10-09 | Yadav Technology | High Capacity Low Cost Multi-State Magnetic Memory |
US20080253165A1 (en) * | 2007-04-10 | 2008-10-16 | Philippe Blanchard | Method of Manufacturing a Memory Device, Memory Device, Cell, Integrated Circuit, Memory Module, and Computing System |
DE102007035857A1 (en) * | 2007-07-31 | 2009-02-05 | Qimonda Ag | Fabricating an integrated circuit with a resistance change memory device, comprises forming a second conducting layer on or above a first conducting layer of a compound structure, and structuring the second conducting layer |
US8119424B2 (en) | 2007-09-28 | 2012-02-21 | Everspin Technologies, Inc. | Electronic device including a magneto-resistive memory device and a process for forming the electronic device |
US7948044B2 (en) * | 2008-04-09 | 2011-05-24 | Magic Technologies, Inc. | Low switching current MTJ element for ultra-high STT-RAM and a method for making the same |
US8659852B2 (en) | 2008-04-21 | 2014-02-25 | Seagate Technology Llc | Write-once magentic junction memory array |
US7855911B2 (en) | 2008-05-23 | 2010-12-21 | Seagate Technology Llc | Reconfigurable magnetic logic device using spin torque |
US7852663B2 (en) | 2008-05-23 | 2010-12-14 | Seagate Technology Llc | Nonvolatile programmable logic gates and adders |
US7881098B2 (en) | 2008-08-26 | 2011-02-01 | Seagate Technology Llc | Memory with separate read and write paths |
US8482966B2 (en) * | 2008-09-24 | 2013-07-09 | Qualcomm Incorporated | Magnetic element utilizing protective sidewall passivation |
US7985994B2 (en) | 2008-09-29 | 2011-07-26 | Seagate Technology Llc | Flux-closed STRAM with electronically reflective insulative spacer |
US8169810B2 (en) | 2008-10-08 | 2012-05-01 | Seagate Technology Llc | Magnetic memory with asymmetric energy barrier |
US8089132B2 (en) | 2008-10-09 | 2012-01-03 | Seagate Technology Llc | Magnetic memory with phonon glass electron crystal material |
US8039913B2 (en) | 2008-10-09 | 2011-10-18 | Seagate Technology Llc | Magnetic stack with laminated layer |
US8045366B2 (en) | 2008-11-05 | 2011-10-25 | Seagate Technology Llc | STRAM with composite free magnetic element |
US8043732B2 (en) * | 2008-11-11 | 2011-10-25 | Seagate Technology Llc | Memory cell with radial barrier |
US7826181B2 (en) | 2008-11-12 | 2010-11-02 | Seagate Technology Llc | Magnetic memory with porous non-conductive current confinement layer |
US8289756B2 (en) | 2008-11-25 | 2012-10-16 | Seagate Technology Llc | Non volatile memory including stabilizing structures |
EP2375465A1 (en) | 2008-12-10 | 2011-10-12 | Hitachi, Ltd. | Magnetoresistance effect element and magnetic memory cell and magnetic random access memory using same |
US7826259B2 (en) | 2009-01-29 | 2010-11-02 | Seagate Technology Llc | Staggered STRAM cell |
US7999338B2 (en) | 2009-07-13 | 2011-08-16 | Seagate Technology Llc | Magnetic stack having reference layers with orthogonal magnetization orientation directions |
US8455965B2 (en) | 2009-11-30 | 2013-06-04 | Qualcomm Incorporated | Fabrication and integration of devices with top and bottom electrodes including magnetic tunnel junctions |
US8981502B2 (en) | 2010-03-29 | 2015-03-17 | Qualcomm Incorporated | Fabricating a magnetic tunnel junction storage element |
JP5502627B2 (en) * | 2010-07-09 | 2014-05-28 | 株式会社東芝 | Magnetic random access memory and manufacturing method thereof |
JP5214691B2 (en) | 2010-09-17 | 2013-06-19 | 株式会社東芝 | Magnetic memory and manufacturing method thereof |
KR20120058113A (en) * | 2010-11-29 | 2012-06-07 | 삼성전자주식회사 | Method for forming magnetic tunnel junction structure and method for forming magnetic random access memory using the same |
JP5601181B2 (en) * | 2010-12-02 | 2014-10-08 | 富士通セミコンダクター株式会社 | Magnetoresistive element and manufacturing method thereof |
US8472240B2 (en) * | 2011-05-16 | 2013-06-25 | Micron Technology, Inc. | Spin torque transfer memory cell structures and methods |
JP5535161B2 (en) * | 2011-09-20 | 2014-07-02 | 株式会社東芝 | Magnetoresistive element and manufacturing method thereof |
US8685756B2 (en) | 2011-09-30 | 2014-04-01 | Everspin Technologies, Inc. | Method for manufacturing and magnetic devices having double tunnel barriers |
US9064589B2 (en) * | 2011-11-09 | 2015-06-23 | Qualcomm Incorporated | Three port MTJ structure and integration |
JP2013140891A (en) * | 2012-01-05 | 2013-07-18 | Toshiba Corp | Manufacturing method of magnetoresistance effect element |
US8853713B2 (en) | 2012-05-07 | 2014-10-07 | Micron Technology, Inc. | Resistive memory having confined filament formation |
US8747680B1 (en) | 2012-08-14 | 2014-06-10 | Everspin Technologies, Inc. | Method of manufacturing a magnetoresistive-based device |
US9660181B2 (en) * | 2013-03-15 | 2017-05-23 | Intel Corporation | Logic chip including embedded magnetic tunnel junctions |
US20150069554A1 (en) * | 2013-09-06 | 2015-03-12 | Masahiko Nakayama | Magnetic memory and method of manufacturing the same |
US9123879B2 (en) | 2013-09-09 | 2015-09-01 | Masahiko Nakayama | Magnetoresistive element and method of manufacturing the same |
US9368717B2 (en) | 2013-09-10 | 2016-06-14 | Kabushiki Kaisha Toshiba | Magnetoresistive element and method for manufacturing the same |
US9385304B2 (en) | 2013-09-10 | 2016-07-05 | Kabushiki Kaisha Toshiba | Magnetic memory and method of manufacturing the same |
US9231196B2 (en) | 2013-09-10 | 2016-01-05 | Kuniaki SUGIURA | Magnetoresistive element and method of manufacturing the same |
US9112148B2 (en) | 2013-09-30 | 2015-08-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell structure with laterally offset BEVA/TEVA |
US9178144B1 (en) | 2014-04-14 | 2015-11-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell with bottom electrode |
KR102259870B1 (en) * | 2014-07-30 | 2021-06-04 | 삼성전자주식회사 | Memory device and forming the same |
US9209392B1 (en) | 2014-10-14 | 2015-12-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell with bottom electrode |
US9793470B2 (en) | 2015-02-04 | 2017-10-17 | Everspin Technologies, Inc. | Magnetoresistive stack/structure and method of manufacturing same |
JP2016181598A (en) * | 2015-03-24 | 2016-10-13 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of the same |
US10269401B2 (en) | 2015-10-15 | 2019-04-23 | Samsung Electronics Co., Ltd. | Magnetic memory devices |
US10483460B2 (en) | 2015-10-31 | 2019-11-19 | Everspin Technologies, Inc. | Method of manufacturing a magnetoresistive stack/ structure using plurality of encapsulation layers |
KR102482373B1 (en) * | 2015-11-24 | 2022-12-29 | 삼성전자주식회사 | Magnetoresistive random access device and method of manufacturing the same |
KR102615694B1 (en) * | 2016-11-02 | 2023-12-21 | 삼성전자주식회사 | Data storage devices and a method for manufacturing the same |
US10461251B2 (en) | 2017-08-23 | 2019-10-29 | Everspin Technologies, Inc. | Method of manufacturing integrated circuit using encapsulation during an etch process |
JP6538792B2 (en) * | 2017-09-20 | 2019-07-03 | 株式会社東芝 | Magnetic storage |
US10971684B2 (en) * | 2018-10-30 | 2021-04-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Intercalated metal/dielectric structure for nonvolatile memory devices |
KR20200058655A (en) * | 2018-11-19 | 2020-05-28 | 삼성전자주식회사 | Magnetic memory devices |
WO2020150451A1 (en) * | 2019-01-18 | 2020-07-23 | Everspin Technologies, Inc. | Magnetoresistive stack/structure and methods therefor |
US11121311B2 (en) * | 2019-01-24 | 2021-09-14 | International Business Machines Corporation | MTJ containing device encapsulation to prevent shorting |
JP7346967B2 (en) * | 2019-07-19 | 2023-09-20 | Tdk株式会社 | Magnetoresistive element and magnetic memory |
WO2023067770A1 (en) * | 2021-10-21 | 2023-04-27 | Tdk株式会社 | Magnetic domain wall movement element, magnetic recording array, and magnetic memory |
WO2023228389A1 (en) * | 2022-05-26 | 2023-11-30 | Tdk株式会社 | Magnetoresistive effect element and method for producing magnetoresistive effect element |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6229170B1 (en) * | 1998-04-01 | 2001-05-08 | Nec Corporation | Semiconductor memory cell |
US6281538B1 (en) * | 2000-03-22 | 2001-08-28 | Motorola, Inc. | Multi-layer tunneling device with a graded stoichiometry insulating layer |
US6347049B1 (en) * | 2001-07-25 | 2002-02-12 | International Business Machines Corporation | Low resistance magnetic tunnel junction device with bilayer or multilayer tunnel barrier |
US20020146851A1 (en) * | 2001-04-06 | 2002-10-10 | Takeshi Okazawa | Method of forming magnetic memory |
US20040063223A1 (en) * | 2002-10-01 | 2004-04-01 | International Business Machines Corporation | Spacer integration scheme in MRAM technology |
US7084469B2 (en) * | 2003-11-17 | 2006-08-01 | Kabushiki Kaisha Toshiba | Magnetic storage device comprising memory cells including magneto-resistive elements |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5940319A (en) * | 1998-08-31 | 1999-08-17 | Motorola, Inc. | Magnetic random access memory and fabricating method thereof |
US6166948A (en) * | 1999-09-03 | 2000-12-26 | International Business Machines Corporation | Magnetic memory array with magnetic tunnel junction memory cells having flux-closed free layers |
DE10043947A1 (en) * | 2000-09-06 | 2002-04-04 | Infineon Technologies Ag | Current conductor of integrated circuit, producing magnetic field with transitive effect, includes recess modifying field produced |
US6710987B2 (en) * | 2000-11-17 | 2004-03-23 | Tdk Corporation | Magnetic tunnel junction read head devices having a tunneling barrier formed by multi-layer, multi-oxidation processes |
JP2003016777A (en) * | 2001-06-28 | 2003-01-17 | Mitsubishi Electric Corp | Thin film magnetic storage device |
US6485989B1 (en) * | 2001-08-30 | 2002-11-26 | Micron Technology, Inc. | MRAM sense layer isolation |
JP4780874B2 (en) * | 2001-09-04 | 2011-09-28 | ルネサスエレクトロニクス株式会社 | Thin film magnetic memory device |
-
2003
- 2003-08-14 JP JP2003207564A patent/JP4008857B2/en not_active Expired - Fee Related
- 2003-08-28 EP EP03019510.1A patent/EP1463110B1/en not_active Expired - Lifetime
- 2003-08-28 US US10/649,704 patent/US20040188732A1/en not_active Abandoned
-
2004
- 2004-03-24 CN CN200410031545.5A patent/CN1542844B/en not_active Expired - Fee Related
-
2005
- 2005-04-20 US US11/109,675 patent/US7122854B2/en not_active Expired - Fee Related
-
2006
- 2006-09-14 US US11/520,686 patent/US20070007569A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6229170B1 (en) * | 1998-04-01 | 2001-05-08 | Nec Corporation | Semiconductor memory cell |
US6281538B1 (en) * | 2000-03-22 | 2001-08-28 | Motorola, Inc. | Multi-layer tunneling device with a graded stoichiometry insulating layer |
US20020146851A1 (en) * | 2001-04-06 | 2002-10-10 | Takeshi Okazawa | Method of forming magnetic memory |
US6347049B1 (en) * | 2001-07-25 | 2002-02-12 | International Business Machines Corporation | Low resistance magnetic tunnel junction device with bilayer or multilayer tunnel barrier |
US20040063223A1 (en) * | 2002-10-01 | 2004-04-01 | International Business Machines Corporation | Spacer integration scheme in MRAM technology |
US7084469B2 (en) * | 2003-11-17 | 2006-08-01 | Kabushiki Kaisha Toshiba | Magnetic storage device comprising memory cells including magneto-resistive elements |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102754210A (en) * | 2010-01-14 | 2012-10-24 | 高通股份有限公司 | Spin torque driven magnetic tunnel junction with non-uniform current path and composite hardmask architecture for forming the same |
US20160308117A1 (en) * | 2012-09-13 | 2016-10-20 | Micron Technology, Inc. | Magnetic memory cell structures, arrays, and semiconductor devices |
US10164168B2 (en) * | 2012-09-13 | 2018-12-25 | Micron Technology, Inc. | Magnetic memory cell structures, arrays, and semiconductor devices |
US11195989B2 (en) | 2017-03-09 | 2021-12-07 | Sony Semiconductor Solutions Corporation | Ferromagnetic tunnel junction element and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US7122854B2 (en) | 2006-10-17 |
EP1463110B1 (en) | 2013-10-16 |
JP4008857B2 (en) | 2007-11-14 |
US20050185459A1 (en) | 2005-08-25 |
EP1463110A2 (en) | 2004-09-29 |
US20040188732A1 (en) | 2004-09-30 |
CN1542844B (en) | 2010-06-09 |
EP1463110A3 (en) | 2009-01-21 |
JP2004349671A (en) | 2004-12-09 |
CN1542844A (en) | 2004-11-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7122854B2 (en) | Semiconductor memory device comprising magneto resistive element and its manufacturing method | |
US6815784B2 (en) | Magneto-resistive random access memory | |
US6884633B2 (en) | Semiconductor memory device using magneto resistive element and method of manufacturing the same | |
US7009266B2 (en) | Method and system for providing a magnetic element including passivation structures | |
US6165803A (en) | Magnetic random access memory and fabricating method thereof | |
US7897412B2 (en) | Method of manufacturing magnetic random access memory including middle oxide layer | |
US7247506B2 (en) | Method for producing magnetic memory device | |
JP4444257B2 (en) | Spin FET | |
US20070041125A1 (en) | Magnetic tunnel junction structure having an oxidized buffer layer and method of fabricating the same | |
US20080168649A1 (en) | Magnetic recording element and method of manufacturing magnetic recording element | |
US7205590B2 (en) | Semiconductor memory device provided with magneto-resistive element and method for fabricating the same | |
US6465262B2 (en) | Method for manufacturing a semiconductor device | |
US20060266470A1 (en) | Magnetic memory and method of manufacturing same | |
JP2005209951A (en) | Magnetic memory device and magnetic storage device | |
KR20040041337A (en) | Magnetic memory having novel structure and operation method, and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |