US20070126480A1 - Circuit and method for peak detection of an analog signal - Google Patents
Circuit and method for peak detection of an analog signal Download PDFInfo
- Publication number
- US20070126480A1 US20070126480A1 US11/297,191 US29719105A US2007126480A1 US 20070126480 A1 US20070126480 A1 US 20070126480A1 US 29719105 A US29719105 A US 29719105A US 2007126480 A1 US2007126480 A1 US 2007126480A1
- Authority
- US
- United States
- Prior art keywords
- signal
- differential
- output
- input
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 33
- 238000000034 method Methods 0.000 title claims description 14
- 239000003990 capacitor Substances 0.000 claims abstract description 40
- 230000004044 response Effects 0.000 claims abstract description 21
- 230000035945 sensitivity Effects 0.000 claims abstract description 12
- 230000007704 transition Effects 0.000 claims description 18
- 238000012360 testing method Methods 0.000 claims description 12
- 230000008878 coupling Effects 0.000 claims 18
- 238000010168 coupling process Methods 0.000 claims 18
- 238000005859 coupling reaction Methods 0.000 claims 18
- 238000005070 sampling Methods 0.000 claims 2
- 230000011664 signaling Effects 0.000 claims 1
- 238000004513 sizing Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 10
- 230000008901 benefit Effects 0.000 description 7
- 230000006870 function Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008672 reprogramming Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/003—Changing the DC level
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
- H03K5/1532—Peak detectors
Definitions
- This invention relates generally to circuits and more specifically to a circuit and method for peak detection of an analog signal.
- a peak detector is a circuit that senses the amplitude of a time varying signal and provides a logic one output if the amplitude is greater than a predetermined value and a logic zero output if the amplitude is less than the predetermined value.
- One common implementation of the peak detector comprises an amplifier with feedback and an integrator.
- Various sources for error are associated with the amplifier and noise can be introduced into different parts of the circuit. Offset error compensation is used to reduce some of the effects of the error.
- the peak detector will not function reliably because the signal level is smaller than the potential offsets and errors in the amplifier.
- the integrator can introduce error and/or uncertainty in the logic output.
- FIG. 1 illustrates, in partial schematic diagram form and partial block diagram form, a peak detection circuit in accordance with an embodiment of the present invention.
- FIG. 2 illustrates, in partial schematic diagram form and partial block diagram form, a circuit for testing the peak detection circuit of FIG. 1 .
- FIG. 3 illustrates a timing diagram of various signals of the peak detection circuit of FIG. 1 .
- the present invention provides, in one embodiment, a fully differential peak detection circuit with programmable sensitivity and an auto zero function.
- the peak detector has a fully differential charge-coupled analog signal path. The entire analog signal path is auto zeroed upon enable and/or in response to sensing a logic zero at the output, where the logic zero follows a logic one.
- the peak detector includes a differential gain stage for receiving an analog input signal.
- the differential gain stage includes offset error compensation.
- the offset error compensation may be selected in response to an output signal of the peak detection circuit and automatically zeros an offset error voltage in response to a transition to a predetermined logic state of the output signal.
- the output of the gain stage is provided to a comparator stage.
- a plurality of capacitors coupled to the comparator stage stores a predetermined voltage for setting the sensitivity of the peak detector.
- the sensitivity is programmable during an autozero sequence by applying a predetermined voltage to the plurality of capacitors.
- the disclosed peak detection circuit provides a large input impedance while maintaining small size, low power operation and high precision.
- FIG. 1 illustrates, in partial schematic diagram form and partial block diagram form, a peak detection circuit 10 in accordance with an embodiment of the present invention.
- Peak detection circuit 10 includes pads 14 and 16 , capacitor 18 , transistors 24 and 26 , common mode switch 28 , amplifier stage 34 , programmable sensitivity circuit 56 , comparator stage 76 , logic gate 82 , digital peak sample and hold circuit 84 , auto zero control logic 86 and transition detector 88 .
- Common mode switches 28 includes N-channel transistors 30 and 32 and resistors 20 and 22 .
- Amplifier stage 34 includes operational amplifiers 40 and 42 and capacitors 36 , 38 , 44 , 46 , 48 , 50 , 52 , and 54 .
- Programmable sensitivity circuit 56 includes capacitors 58 , 60 , 62 , and 64 , transistors 66 , 68 , 70 , and 72 and programmable voltage reference circuit 74 .
- the peak detector 10 allows it to function as a low frequency magnetic induction communications receiver, where low frequency is defined as frequencies below 10 mega hertz (MHz). More specifically, the peak detector 10 is implemented on an integrated circuit microcontroller used as a tire pressure monitor for a motor vehicle.
- An antenna 12 represented by a resistor, a capacitor, and an inductor, is coupled across the pads 14 and 16 for sensing a magnetic field.
- the antenna 12 provides a differential input signal labeled “IN+” and “IN ⁇ ” to pads 14 and 16 in a scaled form.
- Capacitor 18 is a decoupling capacitor.
- the resistors 20 and 22 are both high resistance resistors and function to set a common mode voltage of the antenna 12 .
- Common mode switch 28 includes transistors 30 and 32 coupled between the signal lines. The common mode switch 28 functions to couple a common mode voltage labeled “VCM” to the signal lines in response to a control signal from the control logic 86 .
- the peak detector 10 is enabled for operation when enable signal ENABLE is asserted by a microcontroller as a logic high. During a sensing operating mode the transistors 24 and 26 are made conductive to couple the pads 14 and 16 to the input terminals of the operational amplifier 40 of amplifier stage 34 .
- the amplifier stage 34 includes two gain stages. Other embodiments may have one or more gain stages. Also, other embodiments may have programmable gain.
- the positive output terminal of operational amplifier 42 is coupled to capacitors 60 and 64
- the negative output terminal of operational amplifier 42 is coupled to capacitors 58 and 62 .
- Comparator 78 has a positive input labeled node 101 coupled to capacitor 58 and a negative input labeled node 102 coupled to capacitor 60 .
- Comparator 80 has a positive input labeled node 104 coupled to capacitor 64 and a negative input labeled node 103 coupled to capacitor 62 .
- the use of two comparators allows both positive and negative peaks to be detected in the illustrated embodiment. In other embodiments, only one comparator may be used if detection of both positive and negative peaks is not necessary.
- a predetermined voltage is provided to the capacitors 58 , 60 , 62 , and 64 to set a threshold voltage for determining when the amplitude of the difference of analog input signals IN+ and IN ⁇ is to be considered a logic one or a logic zero.
- Both of the comparators 78 and 80 provides a digital input representing the logic state of the analog input signals IN+ and IN ⁇ to input terminals of OR logic gate 82 .
- An output of OR logic gate 82 is provided to an input of digital peak sample-and-hold circuit 84 .
- Digital peak sample-and-hold circuit 84 has an output for providing a data signal labeled “DATA” and a data signal labeled DATA*, where DATA* is a logical complement of DATA.
- the data signal DATA represents the logic value of the demodulated analog data inputs IN+ and IN ⁇ and is provided for use directly or for further decoding. Each time the amplitude of input signals IN+ and IN ⁇ exceeds a predetermined threshold voltage, as determined by the voltage stored on capacitors 58 , 60 , 62 , and 64 , data signal DATA is provided as a logic one.
- the data signal DATA can then be used to provide an interrupt to a microcontroller.
- the data signal DATA may be provided for other uses, such as for programming or reprogramming non-volatile memory in the field or during manufacturing.
- the peak detector circuit 10 is autozeroed upon input signal ENABLE being asserted high and/or each time the data signal DATA transitions from a logic one to a logic zero. Note that in another embodiment, the circuit 10 may be used to detect the absence of a signal. Transition detector 88 monitors the data signals DATA and DATA* and provides a signal labeled “RESET” to control logic 86 when signal DATA transitions to a logic zero. In response to the ENABLE or RESET signals, the control logic 86 provides a logic low signal to the gates of transistors 24 and 26 to cause transistors 24 and 26 to be substantially non-conductive to isolate the amplifier stage 34 from antenna 12 . Also, the operational amplifiers 40 and 42 are autozeroed by control signals AZCTL.
- control logic 86 causes transistors 30 and 32 to be conductive to equalize the differential input path at the common mode voltage VCM.
- VCM is connected to ground. In other embodiments VCM may be coupled to another potential.
- the voltage on capacitors 58 , 60 , 62 , and 64 are charged to the predetermined voltage.
- a difference of a reference voltage labeled “VREFH” and a reference voltage labeled “VREFL” is used to set the peak threshold voltage for detecting a logic one as illustrated in FIG. 3 and discussed later.
- the reference voltages VREFH and VREFL are provided by programmable voltage reference 74 .
- the voltage reference 74 is implemented using a voltage divider having multiple taps which are chosen in response to a control signal labeled “SENSITIVITY”.
- control signal SENSITIVITY is a plurality of signals.
- the programmable voltage reference 74 may be any other type of reference voltage generator.
- the high reference voltage VREFH is coupled to capacitors 58 and 64 by transistors 66 and 68 in response to a control signal from control logic 86 .
- the low reference voltage VREFL is coupled to capacitors 60 and 62 by transistors 70 and 72 in response to the control signal from control logic 86 .
- control logic 86 digital peak sample and hold circuit 84 , and transition detector 88 each receive a clock signal labeled “CLK”.
- FIG. 2 illustrates, in partial schematic diagram form and partial block diagram form, a circuit 90 for testing the peak detection circuit 10 of FIG. 1 .
- the circuit 90 allows the differential signal path of peck detection circuit 10 to be tested using only a single-ended signal provided at one of pads 14 and 16 .
- Circuit 90 includes transistors 89 , 92 , 94 , 95 , 97 , 99 , and 100 , and resistors 91 , 93 , 96 , and 98 .
- TESTEN* is asserted as a logic low to cause transistors 92 and 94 to be substantially non-conductive.
- Test signal TESTEN is asserted as a logic high and causes transistors 89 , 99 , and 100 to be conductive to provide a signal path from pad 14 through a resistor divider made up of resistors 96 and 98 to substantially scale the input signal level to a lower magnitude signal and to provide a conversion from single-ended to differential.
- Resistors 91 and 93 and transistors 95 and 97 provide impedance matching to reduce error.
- Transistors 24 and 26 are made conductive or substantially non-conductive as needed by control logic 86 .
- the output path to input pad 16 can be used to monitor the output of either gate 82 or digital peak sample-and-hold 84 .
- FIG. 3 illustrates a timing diagram of various signals of the peak detection circuit of FIG. 1 .
- a time varying, relatively low amplitude, differential input signal IN+/IN ⁇ is transitioning on input pads 14 and 16 .
- An enable signal ENABLE ( FIG. 1 ) transitions to a logic one which enables peak detector 10 to begin detecting the transitions.
- SIGNAL VALID Prior to time t 1 signal SIGNAL VALID remains at a logic low until after an autozero operation is completed. The autozero operation sets a voltage difference (VREFH ⁇ VREFL) between nodes 101 and 102 and nodes 103 and 104 .
- signal DATA is held at a known voltage.
- SIGNAL VALID becomes a logic high allowing signal DATA to begin reflecting valid peak detections.
- the amplifier stage 34 drives a differential signal onto a plurality of capacitors 58 , 60 , 62 , and 64 .
- a solid line represents the voltage on one node of nodes 101 / 103 and nodes 102 / 104 , while a dashed line represents the voltage on the other node. Where the solid lines cross, as illustrated in FIG. 3 , indicates a peak above the predefined threshold and a logic one is provided on node 106 . Likewise, where the solid lines do not cross indicates a peak below the predefined threshold and a logic zero is provided on node 106 .
Abstract
Description
- This invention relates generally to circuits and more specifically to a circuit and method for peak detection of an analog signal.
- One form of a peak detector is a circuit that senses the amplitude of a time varying signal and provides a logic one output if the amplitude is greater than a predetermined value and a logic zero output if the amplitude is less than the predetermined value. One common implementation of the peak detector comprises an amplifier with feedback and an integrator. Various sources for error are associated with the amplifier and noise can be introduced into different parts of the circuit. Offset error compensation is used to reduce some of the effects of the error. However, in some applications the peak detector will not function reliably because the signal level is smaller than the potential offsets and errors in the amplifier. Also, the integrator can introduce error and/or uncertainty in the logic output.
- Therefore, it is desirable to provide a peak detector circuit that can convert small signal levels and compensate for error.
- The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference symbols in different drawings indicates identical items unless otherwise noted.
-
FIG. 1 illustrates, in partial schematic diagram form and partial block diagram form, a peak detection circuit in accordance with an embodiment of the present invention. -
FIG. 2 illustrates, in partial schematic diagram form and partial block diagram form, a circuit for testing the peak detection circuit ofFIG. 1 . -
FIG. 3 illustrates a timing diagram of various signals of the peak detection circuit ofFIG. 1 . - Generally, the present invention provides, in one embodiment, a fully differential peak detection circuit with programmable sensitivity and an auto zero function. The peak detector has a fully differential charge-coupled analog signal path. The entire analog signal path is auto zeroed upon enable and/or in response to sensing a logic zero at the output, where the logic zero follows a logic one. The peak detector includes a differential gain stage for receiving an analog input signal. The differential gain stage includes offset error compensation. The offset error compensation may be selected in response to an output signal of the peak detection circuit and automatically zeros an offset error voltage in response to a transition to a predetermined logic state of the output signal. The output of the gain stage is provided to a comparator stage. A plurality of capacitors coupled to the comparator stage stores a predetermined voltage for setting the sensitivity of the peak detector. The sensitivity is programmable during an autozero sequence by applying a predetermined voltage to the plurality of capacitors.
- The disclosed peak detection circuit provides a large input impedance while maintaining small size, low power operation and high precision.
- The following sets forth a detailed description of a mode for carrying out the invention. The description is intended to be illustrative of the invention and should not be taken to be limiting.
-
FIG. 1 illustrates, in partial schematic diagram form and partial block diagram form, a peak detection circuit 10 in accordance with an embodiment of the present invention. Peak detection circuit 10 includespads capacitor 18,transistors common mode switch 28,amplifier stage 34,programmable sensitivity circuit 56,comparator stage 76,logic gate 82, digital peak sample andhold circuit 84, autozero control logic 86 andtransition detector 88.Common mode switches 28 includes N-channel transistors resistors Amplifier stage 34 includesoperational amplifiers capacitors Programmable sensitivity circuit 56 includescapacitors transistors voltage reference circuit 74. - One embodiment of the peak detector 10 allows it to function as a low frequency magnetic induction communications receiver, where low frequency is defined as frequencies below 10 mega hertz (MHz). More specifically, the peak detector 10 is implemented on an integrated circuit microcontroller used as a tire pressure monitor for a motor vehicle. An
antenna 12, represented by a resistor, a capacitor, and an inductor, is coupled across thepads antenna 12 provides a differential input signal labeled “IN+” and “IN−” to pads 14 and 16 in a scaled form. Capacitor 18 is a decoupling capacitor. Theresistors antenna 12.Common mode switch 28 includestransistors control logic 86. - The peak detector 10 is enabled for operation when enable signal ENABLE is asserted by a microcontroller as a logic high. During a sensing operating mode the
transistors pads operational amplifier 40 ofamplifier stage 34. Theamplifier stage 34 includes two gain stages. Other embodiments may have one or more gain stages. Also, other embodiments may have programmable gain. The positive output terminal ofoperational amplifier 42 is coupled tocapacitors operational amplifier 42 is coupled tocapacitors Comparator 78 has a positive input labelednode 101 coupled tocapacitor 58 and a negative input labelednode 102 coupled tocapacitor 60.Comparator 80 has a positive input labelednode 104 coupled tocapacitor 64 and a negative input labelednode 103 coupled tocapacitor 62. The use of two comparators allows both positive and negative peaks to be detected in the illustrated embodiment. In other embodiments, only one comparator may be used if detection of both positive and negative peaks is not necessary. A predetermined voltage is provided to thecapacitors comparators OR logic gate 82. An output ofOR logic gate 82 is provided to an input of digital peak sample-and-hold circuit 84. Digital peak sample-and-hold circuit 84 has an output for providing a data signal labeled “DATA” and a data signal labeled DATA*, where DATA* is a logical complement of DATA. In the illustrated embodiment, the data signal DATA represents the logic value of the demodulated analog data inputs IN+ and IN− and is provided for use directly or for further decoding. Each time the amplitude of input signals IN+ and IN− exceeds a predetermined threshold voltage, as determined by the voltage stored oncapacitors - The peak detector circuit 10 is autozeroed upon input signal ENABLE being asserted high and/or each time the data signal DATA transitions from a logic one to a logic zero. Note that in another embodiment, the circuit 10 may be used to detect the absence of a signal.
Transition detector 88 monitors the data signals DATA and DATA* and provides a signal labeled “RESET” to controllogic 86 when signal DATA transitions to a logic zero. In response to the ENABLE or RESET signals, thecontrol logic 86 provides a logic low signal to the gates oftransistors transistors amplifier stage 34 fromantenna 12. Also, theoperational amplifiers operational amplifiers logic 86causes transistors capacitors FIG. 3 and discussed later. The reference voltages VREFH and VREFL are provided byprogrammable voltage reference 74. In the illustrated embodiment, thevoltage reference 74 is implemented using a voltage divider having multiple taps which are chosen in response to a control signal labeled “SENSITIVITY”. In one embodiment, control signal SENSITIVITY is a plurality of signals. In other embodiments, theprogrammable voltage reference 74 may be any other type of reference voltage generator. The high reference voltage VREFH is coupled tocapacitors transistors control logic 86. Likewise, the low reference voltage VREFL is coupled tocapacitors transistors control logic 86. In addition, when the signal SIGNAL VALID is not asserted the digital peak sample-and-hold 84 will provide signal DATA at a predetermined known voltage during the autozero operation. During the autozero operation the signal SIGNAL VALID remains deasserted while control signals AZCTL are sequenced in response to the assertion of signals RESET or ENABLE. Following the autozero operation, the signal SIGNAL VALID is asserted to enable the digital peak sample and holdcircuit 84 to provide a DATA signal in response to analog input signals IN+ and IN−. The refreshing of the offset error compensation upon the assertion of signal RESET allows long term precision operation of the peak detector 10. Note thatcontrol logic 86, digital peak sample and holdcircuit 84, andtransition detector 88 each receive a clock signal labeled “CLK”. -
FIG. 2 illustrates, in partial schematic diagram form and partial block diagram form, acircuit 90 for testing the peak detection circuit 10 ofFIG. 1 . Note that in the drawings the same reference numbers are used for the same or similar elements. Thecircuit 90 allows the differential signal path of peck detection circuit 10 to be tested using only a single-ended signal provided at one ofpads Circuit 90 includestransistors resistors transistors transistors pad 14 through a resistor divider made up ofresistors Resistors transistors 95 and 97 provide impedance matching to reduce error.Transistors control logic 86. As a result of using a single-endedinput 14,input pad 16 is freed for use as an output during testing. In one embodiment, the output path to inputpad 16 can be used to monitor the output of eithergate 82 or digital peak sample-and-hold 84. -
FIG. 3 illustrates a timing diagram of various signals of the peak detection circuit ofFIG. 1 . Prior to time t1, a time varying, relatively low amplitude, differential input signal IN+/IN− is transitioning oninput pads FIG. 1 ) transitions to a logic one which enables peak detector 10 to begin detecting the transitions. Prior to time t1 signal SIGNAL VALID remains at a logic low until after an autozero operation is completed. The autozero operation sets a voltage difference (VREFH −VREFL) betweennodes nodes amplifier stage 34 drives a differential signal onto a plurality ofcapacitors nodes 101/103 andnodes 102/104, while a dashed line represents the voltage on the other node. Where the solid lines cross, as illustrated inFIG. 3 , indicates a peak above the predefined threshold and a logic one is provided onnode 106. Likewise, where the solid lines do not cross indicates a peak below the predefined threshold and a logic zero is provided onnode 106. Similarly, where the dashed lines cross, as illustrated inFIG. 3 , indicates a peak above the predefined threshold and a logic one is provided onnode 105. Likewise, where the dashed lines do not cross indicates a peak below the predefined threshold and a logic zero is provided onnode 105. Between times t1 and t2 digital peak sample-and-hold 84 monitors the output oflogic gate 82 and provides a logic high signal DATA if the output ofgate 82 continues to transition within some predetermined time period, and clears the signal DATA if the time between transitions is outside the predetermined time period. After time t2 the peaks of the amplifier input signals are below the peak threshold, thus beginning another autozero operation controlled by signal RESET (seeFIG. 1 ). - While the invention has been described in the context of a preferred embodiment, it will be apparent to those skilled in the art that the present invention may be modified in numerous ways and may assume many embodiments other than that specifically set out and described above. For example, the conductivity types of the transistors may be reversed. Accordingly, it is intended by the appended claims to cover all modifications of the invention which fall within the true scope of the invention.
- Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/297,191 US7236014B1 (en) | 2005-12-07 | 2005-12-07 | Circuit and method for peak detection of an analog signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/297,191 US7236014B1 (en) | 2005-12-07 | 2005-12-07 | Circuit and method for peak detection of an analog signal |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070126480A1 true US20070126480A1 (en) | 2007-06-07 |
US7236014B1 US7236014B1 (en) | 2007-06-26 |
Family
ID=38118078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/297,191 Active 2025-12-26 US7236014B1 (en) | 2005-12-07 | 2005-12-07 | Circuit and method for peak detection of an analog signal |
Country Status (1)
Country | Link |
---|---|
US (1) | US7236014B1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080254842A1 (en) * | 2007-04-14 | 2008-10-16 | Realtek Semiconductor Corp. | Transceiver with power-saving function and the method thereof |
WO2010006092A1 (en) * | 2008-07-09 | 2010-01-14 | Siemens Industry, Inc. | Combination ac/dc peak detector and signal type discriminator |
WO2010006224A1 (en) * | 2008-07-10 | 2010-01-14 | Siemens Industry, Inc. | Single-supply single-ended high voltage peak detector |
WO2010044012A1 (en) * | 2008-10-15 | 2010-04-22 | Nxp B.V. | Low-voltage self-calibrated cmos peak detector |
US20100329390A1 (en) * | 2009-06-30 | 2010-12-30 | Sun Microsystems, Inc. | Adaptive offset-compensating decision-feedback receiver |
US20120242327A1 (en) * | 2011-03-24 | 2012-09-27 | Lsi Corporation | Fully differential signal peak detection architecture |
TWI415133B (en) * | 2009-09-04 | 2013-11-11 | Nat Univ Tsing Hua | Peak detect and hold circuit and method thereof using ramp sampling technique |
CN106093552A (en) * | 2016-06-16 | 2016-11-09 | 深圳市创荣发电子有限公司 | Small-signal effective power method of testing |
CN108173553A (en) * | 2018-03-01 | 2018-06-15 | 宁波琻捷电子科技有限公司 | Low frequency decoding integrated circuit and TPMS transmitter |
CN110209100A (en) * | 2019-07-01 | 2019-09-06 | 山东广域科技有限责任公司 | Well site non-contact data acquisition system based on unmanned intelligent cruise machine |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008109642A1 (en) * | 2007-03-06 | 2008-09-12 | Gm Global Technology Operations, Inc. | Method and apparatus for determining a parameter for normalized instantaneous heat release in an internal combustion engine |
KR100874921B1 (en) * | 2007-03-19 | 2008-12-19 | 삼성전자주식회사 | Voltage Converging Device and Voltage Converging Method of Optical Recording Medium |
US9271163B1 (en) | 2013-06-04 | 2016-02-23 | Pmc-Sierra Us, Inc. | Sampling threshold detector for direct monitoring of RF signals |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4355285A (en) * | 1981-02-03 | 1982-10-19 | Motorola, Inc. | Auto-zeroing operational amplifier circuit |
US4565971A (en) * | 1985-01-28 | 1986-01-21 | Motorola, Inc. | Parasitic insensitive auto-zeroed operational amplifier |
US4697152A (en) * | 1986-04-11 | 1987-09-29 | Motorola, Inc. | Fully differential switched capacitor amplifier having autozeroed common-mode feedback |
US5463211A (en) * | 1993-05-07 | 1995-10-31 | Spectra-Physics Scanning Systems, Inc. | Method and apparatus for detecting transitions in a time sampled input signal |
US6051998A (en) * | 1998-04-22 | 2000-04-18 | Mitsubishi Semiconductor America, Inc. | Offset-compensated peak detector with output buffering |
US6720812B2 (en) * | 1995-06-02 | 2004-04-13 | Nova R&D, Inc. | Multi-channel integrated circuit |
US6965257B2 (en) * | 2002-06-13 | 2005-11-15 | Oki Electric Industry Co., Ltd. | Multistage level discrimination circuit |
-
2005
- 2005-12-07 US US11/297,191 patent/US7236014B1/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4355285A (en) * | 1981-02-03 | 1982-10-19 | Motorola, Inc. | Auto-zeroing operational amplifier circuit |
US4565971A (en) * | 1985-01-28 | 1986-01-21 | Motorola, Inc. | Parasitic insensitive auto-zeroed operational amplifier |
US4697152A (en) * | 1986-04-11 | 1987-09-29 | Motorola, Inc. | Fully differential switched capacitor amplifier having autozeroed common-mode feedback |
US5463211A (en) * | 1993-05-07 | 1995-10-31 | Spectra-Physics Scanning Systems, Inc. | Method and apparatus for detecting transitions in a time sampled input signal |
US6720812B2 (en) * | 1995-06-02 | 2004-04-13 | Nova R&D, Inc. | Multi-channel integrated circuit |
US6051998A (en) * | 1998-04-22 | 2000-04-18 | Mitsubishi Semiconductor America, Inc. | Offset-compensated peak detector with output buffering |
US6965257B2 (en) * | 2002-06-13 | 2005-11-15 | Oki Electric Industry Co., Ltd. | Multistage level discrimination circuit |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8412286B2 (en) * | 2007-04-14 | 2013-04-02 | Realtek Semiconductor Corp. | Transceiver with power-saving function and the method thereof |
US20080254842A1 (en) * | 2007-04-14 | 2008-10-16 | Realtek Semiconductor Corp. | Transceiver with power-saving function and the method thereof |
CN102150050B (en) * | 2008-07-09 | 2014-11-19 | 西门子工业公司 | Combination AC/DC peak detector and signal type discriminator |
US20100007384A1 (en) * | 2008-07-09 | 2010-01-14 | Lev Michael Barsky | Combination ac/dc peak detector and signal type discriminator |
KR101530112B1 (en) * | 2008-07-09 | 2015-06-18 | 지멘스 인더스트리, 인크. | Combination ac/dc peak detector and signal type discriminator |
WO2010006092A1 (en) * | 2008-07-09 | 2010-01-14 | Siemens Industry, Inc. | Combination ac/dc peak detector and signal type discriminator |
US8823417B2 (en) | 2008-07-09 | 2014-09-02 | Siemens Industry, Inc. | Combination AC/DC peak detector and signal type discriminator |
US8031452B2 (en) | 2008-07-10 | 2011-10-04 | Siemens Industry, Inc. | Single-supply single-ended high voltage peak detector |
WO2010006224A1 (en) * | 2008-07-10 | 2010-01-14 | Siemens Industry, Inc. | Single-supply single-ended high voltage peak detector |
CN102089665A (en) * | 2008-07-10 | 2011-06-08 | 西门子工业公司 | Single-supply single-ended high voltage peak detector |
US8350597B2 (en) | 2008-10-15 | 2013-01-08 | Nxp B.V. | Low voltage self calibrated CMOS peak detector |
WO2010044012A1 (en) * | 2008-10-15 | 2010-04-22 | Nxp B.V. | Low-voltage self-calibrated cmos peak detector |
US8798530B2 (en) * | 2009-06-30 | 2014-08-05 | Oracle America, Inc. | Adaptive offset-compensating decision-feedback receiver |
US20100329390A1 (en) * | 2009-06-30 | 2010-12-30 | Sun Microsystems, Inc. | Adaptive offset-compensating decision-feedback receiver |
TWI415133B (en) * | 2009-09-04 | 2013-11-11 | Nat Univ Tsing Hua | Peak detect and hold circuit and method thereof using ramp sampling technique |
US20120242327A1 (en) * | 2011-03-24 | 2012-09-27 | Lsi Corporation | Fully differential signal peak detection architecture |
US8791691B2 (en) * | 2011-03-24 | 2014-07-29 | Lsi Corporation | Fully differential signal peak detection architecture |
CN106093552A (en) * | 2016-06-16 | 2016-11-09 | 深圳市创荣发电子有限公司 | Small-signal effective power method of testing |
CN108173553A (en) * | 2018-03-01 | 2018-06-15 | 宁波琻捷电子科技有限公司 | Low frequency decoding integrated circuit and TPMS transmitter |
CN110209100A (en) * | 2019-07-01 | 2019-09-06 | 山东广域科技有限责任公司 | Well site non-contact data acquisition system based on unmanned intelligent cruise machine |
Also Published As
Publication number | Publication date |
---|---|
US7236014B1 (en) | 2007-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7236014B1 (en) | Circuit and method for peak detection of an analog signal | |
US7786767B2 (en) | Common-mode insensitive sampler | |
US7233274B1 (en) | Capacitive level shifting for analog signal processing | |
US8836375B2 (en) | Continuously self-calibrated latched comparator | |
US7551116B2 (en) | Semiconductor integrated circuit performing a voltage comparison and preventing deterioration of a voltage comparison accuracy | |
CN106257837B (en) | Method for testing a differential analog-to-digital converter and corresponding system | |
US20090212826A1 (en) | Hysteresis comparator | |
US20090066417A1 (en) | High bandwidth apparatus and method for generating differential signals | |
US8570205B2 (en) | Analog to digital converter with leakage current correction circuit | |
US8901937B2 (en) | Foreground techniques for comparator calibration | |
EP3567720A1 (en) | Mismatch and reference common-mode offset insensitive single-ended switched capacitor gain stage | |
KR20180032126A (en) | Voltage comparator, voltage comparation method of the same, and reset method of the same | |
US10148281B1 (en) | Analog-to-digital converter and wireless communication device | |
US20060164127A1 (en) | High speed peak amplitude comparator | |
US6642751B1 (en) | Configurable track-and-hold circuit | |
US7804436B2 (en) | Current mode analog-to-digital converter | |
US8471630B2 (en) | Fast settling reference voltage buffer and method thereof | |
US8232904B2 (en) | Folding analog-to-digital converter | |
US7479915B1 (en) | Comparator architecture | |
US7098833B2 (en) | Tri-value decoder circuit and method | |
CN105680863B (en) | Circuit and method for equalizing impedance of PMOS device and NMOS device | |
Bindra et al. | Range pre-selection sampling technique to reduce input drive energy for SAR ADCs | |
CN107666329B (en) | Accurate signal swing suppression detector | |
US10630278B2 (en) | Electronic circuit and control method for electronic circuit | |
JP2014146946A (en) | Peak hold circuit, bottom hold circuit, midpoint generation circuit, data slicer circuit, amplitude detection circuit and radio communication device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MCQUIRK, DALE J.;BOURLAND, MICHAEL A.;REEL/FRAME:017348/0023 Effective date: 20051205 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:020045/0448 Effective date: 20070718 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:020045/0448 Effective date: 20070718 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0655 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NORTH STAR INNOVATIONS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:037694/0264 Effective date: 20151002 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |