US20070137029A1 - Method for fabricating semiconductor component with adjustment circuit for adjusting physical or electrical characteristics of substrate conductors - Google Patents
Method for fabricating semiconductor component with adjustment circuit for adjusting physical or electrical characteristics of substrate conductors Download PDFInfo
- Publication number
- US20070137029A1 US20070137029A1 US11/705,962 US70596207A US2007137029A1 US 20070137029 A1 US20070137029 A1 US 20070137029A1 US 70596207 A US70596207 A US 70596207A US 2007137029 A1 US2007137029 A1 US 2007137029A1
- Authority
- US
- United States
- Prior art keywords
- conductors
- substrate
- programmable links
- programmable
- electrical communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004020 conductor Substances 0.000 title claims abstract description 113
- 239000000758 substrate Substances 0.000 title claims abstract description 67
- 238000000034 method Methods 0.000 title claims abstract description 52
- 239000004065 semiconductor Substances 0.000 title claims abstract description 32
- 238000004891 communication Methods 0.000 claims abstract description 41
- 239000003990 capacitor Substances 0.000 claims abstract description 20
- 229910052751 metal Inorganic materials 0.000 claims description 13
- 239000002184 metal Substances 0.000 claims description 13
- 238000009966 trimming Methods 0.000 claims description 6
- 238000007747 plating Methods 0.000 description 22
- 239000010410 layer Substances 0.000 description 14
- 230000008569 process Effects 0.000 description 14
- 229910000679 solder Inorganic materials 0.000 description 14
- 239000008393 encapsulating agent Substances 0.000 description 8
- 239000004593 Epoxy Substances 0.000 description 7
- 238000000151 deposition Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 230000001590 oxidative effect Effects 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 229910052741 iridium Inorganic materials 0.000 description 2
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229920001940 conductive polymer Polymers 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000012777 electrically insulating material Substances 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229920003986 novolac Polymers 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 239000002952 polymeric resin Substances 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- -1 “FR-4” and “FR-5”) Chemical compound 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5382—Adaptable interconnections, e.g. for engineering changes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05657—Cobalt [Co] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05669—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05678—Iridium [Ir] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/0568—Molybdenum [Mo] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05681—Tantalum [Ta] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05684—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85417—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/85424—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85455—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/8547—Zirconium (Zr) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49004—Electrical device making including measuring or testing of device or component part
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49105—Switch making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49107—Fuse making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49162—Manufacturing circuit on or in base by using wire as conductive path
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
- Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
- Y10T29/49222—Contact or terminal manufacturing by assembling plural parts forming array of contacts or terminals
Definitions
- This invention relates generally to semiconductor manufacture, and more particularly to an improved semiconductor component having adjustable characteristics and configurations. This invention also relates to a method for fabricating the component, and to systems incorporating the component.
- Semiconductor components such as chip scale packages, ball grid array (BGA) devices, flip chip devices, and bare dice include terminal contacts, such as contact balls, contact bumps or contact pins.
- the terminal contacts provide the input/output configuration for a component, and permit the component to be surface mounted to a supporting substrate, such as a printed circuit board (PCB).
- Semiconductor components also include semiconductor dice, and the terminal contacts can be formed on substrates attached to the dice, or in some cases formed directly on the dice.
- the terminal contacts can be arranged in a dense grid array, such as a ball grid array (BGA), or a fine ball grid array (FBGA).
- BGA ball grid array
- FBGA fine ball grid array
- the terminal contacts are in electrical communication with integrated circuits, and other electrical elements, contained on the dice.
- the components include patterns of conductors that provide separate electrical paths between the terminal contacts and the integrated circuits.
- the conductors can comprise metal traces formed on substrates attached to the dice, or formed directly on the dice. The physical and electrical characteristics of these conductors can affect the performance of the component, and the integrity of the signals transmitted through the terminal contacts to or from the integrated circuits on the component.
- plating buses are routinely used to electrically connect all of the conductors on a component during the fabrication process. The plating buses facilitate plating of bonding pads for the terminal contacts, and wire bonding pads for wire bonding the conductors to the dice.
- the plating buses are trimmed, such that the conductors are no longer electrically connected to one another.
- portions of the plating buses can remain on some of the conductors following the trimming process. These remnant portions of the plating buses add mass and length to the conductors, which can affect electrical characteristics, such as inductance, capacitance and resistance. Other physical characteristics such as overall lengths, location on the component and proximity to other elements can also affect the electrical characteristics of the conductors.
- the terminal contacts associated with the conductors will also have different electrical characteristics, and the characteristics of the signals transmitted through the terminal contacts will be different. These signal variations can adversely affect the operation of the integrated circuits on the components, particularly at high clocking speeds (e.g., 500 MHz or greater). It would be desirable to have the capability to adjust the electrical characteristics of the conductors and terminal contacts for semiconductor components, and of other elements of the components as well.
- fuses have been used for isolating defective circuitry and for substituting redundant circuitry on a component.
- a 16 megabit DRAM memory die may have a small percentage of cells that fail following burn-in testing.
- Fuses can be used to isolate defective integrated circuitry, and to substitute redundant integrated circuitry. Fuses can be controlled using electrical signals, or by using a laser beam directed at a portion of the fuse.
- Fuses have also been used in the art to lock in operating clock multipliers for microprocessor components. This type of microprocessor is manufactured by Advanced Micro Devices, Inc. of Sunnyvale, Calif., under the trademark “ATHLON”.
- the present invention provides a method for adjusting the characteristics of semiconductor components and elements thereof, and for customizing the input/output and electrical configuration of semiconductor components as well.
- an adjustable semiconductor component In accordance with the present invention, an adjustable semiconductor component, a method for fabricating the component, and electronic assemblies incorporating the component, are provided.
- the component includes a substrate, a semiconductor die attached to the substrate, and terminal contacts on the substrate in electrical communication with the die.
- the component also includes adjustment circuitry on the substrate configured to adjust physical or electrical characteristics of the component or elements thereof.
- the adjustment circuitry includes conductors in electrical communication with the integrated circuits on the die and with the terminal contacts.
- the adjustment circuitry also includes programmable links, such as fuses or anti-fuses, in electrical communication with the conductors.
- the programmable links are configured for placement into different states (e.g., short or open) using lasers or electronic signals.
- the adjustment circuitry can be configured to trim the conductors, such as to trim portions of plating buses associated with the conductors.
- the adjustment circuitry can include capacitors for adding capacitance to the conductors.
- the adjustment circuitry can include conductive loops for adding inductance to the conductors.
- the adjustment circuitry can also be used to change the input/output configuration of the terminal contacts, and thus the electrical configuration of the component.
- standard substrates can be wired to different types of dice using a standardized wire bonding arrangement.
- the electrical paths to the terminal contacts can then be connected or disconnected using the conductors and the programmable links to achieve a desired input/output configuration.
- memory dice can be wire bonded to the conductors at the widest configuration possible (e.g., sixteen DQs (X16)).
- sixteen DQs configuration X16
- no changes to the conductors are required.
- the programmable links can be configured to remove all of the conductors associated with the unused 12 DQs.
- a method for fabricating the adjustable component can be performed on a strip, such as an organic leadframe, containing multiple substrates, which can be singulated into individual components.
- the method includes the step of forming the adjustment circuitry on the substrates by forming the conductors and the programmable links in a required layout. Depending on layout and elements, the adjustment circuitry can be configured to adjust different physical and electrical characteristics of the conductors, or the input/output configuration of the terminal contacts.
- the method also includes the step of placing the programmable links in a selected state (e.g., short or open) to connect or disconnect the conductors, and to achieve the desired adjustment. Depending on the type of programmable link, the placing step can be performed using a laser or electronic signals.
- the component can be used to construct systems such as MCM packages, multi chip modules and circuit boards.
- FIG. 1 is an enlarged schematic side elevation view illustrating a semiconductor component constructed in accordance with the invention with adjustable electrical characteristics
- FIG. 2 is an enlarged cross sectional view of the component, taken along line 2 - 2 of FIG. 1 ;
- FIG. 3 is a partial, enlarged cross sectional view, taken along line 3 - 3 of FIG. 2 , illustrating adjustment circuitry on the component;
- FIG. 3A is an enlarged cross sectional view, taken along line 3 A- 3 A of FIG. 3 , illustrating a substrate and solder mask of the component;
- FIG. 3B is an enlarged cross sectional view, taken along line 3 B- 3 B of FIG. 3 , illustrating a conductor of the component;
- FIG. 3C is an enlarged cross sectional view, taken along line 3 C- 3 C of FIG. 3 , illustrating a wire bonding pad of the component;
- FIG. 3D is an enlarged cross sectional view, taken along line 3 D- 3 D of FIG. 3 , illustrating a bonding pad for a terminal contact of the component;
- FIG. 3E is an enlarged cross sectional view, taken along line 3 E- 3 E of FIG. 3 , illustrating a programmable link of the component;
- FIG. 4 is an enlarged cross sectional view equivalent to FIG. 3 illustrating adjustment circuitry on an alternate embodiment component having adjustable capacitance characteristics
- FIG. 5 is an enlarged cross sectional view equivalent to FIG. 3 illustrating adjustment circuitry on an alternate embodiment component having adjustable inductance characteristics
- FIGS. 6A-6F are schematic cross sectional views illustrating steps in a method for fabricating the semiconductor component
- FIG. 7A is a view taken along line 7 A- 7 A of FIG. 6A illustrating a leadframe used in the method
- FIG. 7B is a view taken along line 7 B- 7 B of FIG. 6B illustrating adjustment circuitry on the component of FIG. 4 ;
- FIG. 7C is a view equivalent to FIG. 7B illustrating adjustment circuitry on the component of FIG. 4 ;
- FIG. 7D is a view taken along line 7 D- 7 D of FIG. 6B illustrating adjustment circuitry on the component of FIG. 5 ;
- FIGS. 8A and 8B are schematic cross sectional views equivalent to FIGS. 6B and 6C respectively, illustrating an alternate embodiment of the fabrication method wherein electronic signals are utilized to program current-type programmable links;
- FIG. 9A is a schematic plan view of a programmable link in the form of a current fuse configured for use with the fabrication method of FIGS. 8A and 8B ;
- FIG. 9B is a schematic cross sectional view of a programmable link in the form of an anti-fuse configured for use with the fabrication method of FIGS. 8A and 8B ;
- FIG. 10A is a schematic plan view of a multi chip module system constructed using components constructed in accordance with the invention.
- FIG. 10B is a schematic cross sectional view of a system in a package constructed using components constructed in accordance with the invention.
- semiconductor component 10 constructed in accordance with the invention is illustrated.
- semiconductor component refers to an element, or to an assembly, that includes a semiconductor die.
- the component 10 comprises a board-on-chip (BOC) semiconductor package.
- BOC board-on-chip
- the semiconductor component 10 can comprise another type of semiconductor package such as a chip-on-board (COB) package, a chip scale package (CSP), a BGA device, a flip chip device, or a bumped semiconductor die.
- COB chip-on-board
- CSP chip scale package
- BGA chip scale package
- flip chip device a flip chip device
- the component 10 includes a substrate 12 having a first surface 14 ( FIG. 2 ), and an opposing second surface 16 ( FIG. 2 ).
- the first surface 14 , and the second surface 16 are the major planar surfaces of the substrate 12 .
- the substrate 12 also includes a wire bonding opening 18 therethrough, extending from the first surface 14 to the second surface 16 .
- the substrate 12 includes adjustment circuitry 19 ( FIG. 2 ) formed on the first surface 14 of the substrate 12 , and a die attach area 22 formed on the second surface 16 of the substrate 12 .
- the adjustment circuitry 19 includes a pattern of conductors 20 ( FIG. 2 ), and programmable links 50 A, 50 B ( FIG. 3 ) in electrical communication with the conductors 20 .
- the conductors 20 can comprise a highly conductive metal which is blanket deposited on the substrate 12 , and then etched in required patterns. Alternately, an additive process, such as electroless deposition through a mask, can be used. Suitable metals for the conductors 20 include copper, aluminum, titanium, tungsten, tantalum, platinum, molybdenum, cobalt, nickel, gold, and iridium.
- the substrate 12 can comprise an electrically insulating material, such as an organic polymer resin reinforced with glass fibers.
- Suitable materials for the substrate 12 include bismaleimide-triazine (BT), epoxy resins (e.g., “FR-4” and “FR-5”), and polyimide resins. These materials can be formed with a desired thickness, and then punched, machined, or otherwise formed with a required peripheral configuration, and with required features.
- a representative thickness of the substrate 12 can be from about 0.2 mm to 1.6 mm.
- the substrate 12 also includes a solder mask 24 on the first surface 14 , and a solder mask 26 on the second surface 16 .
- the solder masks 24 , 26 can comprise a photoimageable dielectric material, such as a negative or positive tone resist.
- the component 10 includes an array of terminal contacts 28 on the substrate 12 in electrical communication with integrated circuits, or other electrical elements contained on the component 10 .
- the terminal contacts 28 provide separate electrical connection points for transmitting (writing) and receiving (reading) electronic signals from the component 10 .
- the terminal contacts 28 provide a structure for bonding the component 10 to a supporting substrate, such as a printed circuit board or module substrate.
- the terminal contacts 28 comprise generally spherically shaped contact balls in a ball grid array (BGA), or a fine ball grid array (FBGA).
- BGA ball grid array
- FBGA fine ball grid array
- the terminal contacts 28 can comprise other conventional contacts having other shapes, and arranged in other patterns, to provide multiple electrical connection points for the component.
- representative contacts include bumps, columns, studs, domes, cones, pins and pads.
- the terminal contacts 28 can be made of any electrically conductive material, such as a solder alloy, copper, nickel, or a conductive polymer.
- the terminal contacts 28 have a diameter “D” and a spacing or pitch “P”.
- a representative range for the diameter D can be from about 0.127 mm (0.005 inch) to 0.762 mm (0.030 inch).
- a representative range for the pitch P can be from about 0.228 mm (0.008 inch) to 2.0 mm (0.078 inch).
- the component 10 also includes a semiconductor die 30 , and a die encapsulant 42 on the die 30 and on the second surface 16 of the substrate 12 .
- the die 30 can comprise a conventional semiconductor die having a desired configuration.
- the die 30 can comprise a dynamic random access memory (DRAM), a static random access memory (SRAM), a flash memory, a microprocessor, a digital signal processor (DSP), or an application specific integrated circuit (ASIC).
- DRAM dynamic random access memory
- SRAM static random access memory
- DSP digital signal processor
- ASIC application specific integrated circuit
- the die 30 includes a row of bond pads 32 formed on a face portion thereof, in electrical communication with the integrated circuits contained on the die 30 .
- the die 30 is bonded face down to the die attach area 22 of the substrate 12 , with the bond pads 32 on the die 30 aligned with the bonding opening 18 in the substrate 12 .
- an adhesive layer 34 bonds the die 30 to the die attach area 22 on the substrate 12 .
- the adhesive layer 34 can comprise a filled epoxy, an unfilled epoxy, an acrylic, a polyimide or an adhesive tape material.
- wires 36 are placed through the wire bonding opening 18 in the substrate 12 , and are wire bonded to the bond pads 32 on the die 30 , and to corresponding wire bonding pads 40 on the substrate 12 .
- a wire bond encapsulant 38 fills the wire bonding opening 18 and encapsulates the wires 36 .
- the wire bond encapsulant 38 can comprise a polymer material, such as a glob top of epoxy or silicone, deposited in a desired shape using a suitable process such as dispensing through a nozzle, and then cured as required.
- the adjustment circuitry 19 also includes terminal contact bonding pads 44 on the substrate 12 configured to provide bonding sites for bonding the terminal contacts 28 to the substrate 12 .
- the terminal contact bonding pads 44 are in electrical communication with the conductors 20 and with the wire bonding pads 40 .
- the terminal contact bonding pads 44 are in electrical communication with plating conductors 20 P on the substrate 12 that extend to an edge 54 of the substrate 12 .
- the plating conductors 20 P are initially connected to plating buses, which are used to apply a current to the terminal contact bonding pads 44 , and to the wire bonding pads 40 , for plating non-oxidizing metal layers 46 ( FIGS. 3C and 3D ) such as gold or platinum layers. These non-oxidizing metal layers 46 facilitate the bonding process for the terminal contacts 28 and the wire bonding process to the die 30 .
- the solder mask 24 covers the substrate 12 and the conductors 20 . However, as shown in FIGS. 3C and 3D , the solder mask 24 includes openings 48 aligned with the wire bonding pads 40 and the terminal contact bonding pads 44 .
- the adjustment circuitry 19 also includes first programmable links 50 A proximate to the plating conductors 20 P, and second programmable links 50 B between the wire bonding pads 40 and the terminal contact bonding pads 44 .
- programmable link means an element that can be placed in either a first state (short) in which electrical current can be transmitted through the link, or in a second state (open) in which electrical current cannot be transmitted through the link.
- Suitable programmable links include laser fuses, current fuses, laser anti-fuses, and current anti-fuses.
- a laser fuse includes a segment that can be broken by a laser beam to create an open circuit.
- a voltage fuse includes a segment that can be broken by application of electrical current having a sufficient amperage to create an open circuit.
- a laser anti-fuse includes conductive segments separated by a dielectric layer that can be broken down by a laser beam to electrically connect the conductive segments to create a short circuit.
- a current anti fuse has a dielectric layer that can be broken down by application of electrical current having a sufficient amperage to create a short circuit.
- the programmable links 50 A, 50 B comprise laser fuses which are initially fabricated in the first state (short), but which can be placed in the second state (open) by application of a laser beam.
- the programmable links 50 A, 50 B in the first state (short) have a continuous line therethrough, whereas the programmable links 50 A, 50 B in the second state (open) do not have a line therethrough.
- the programmable links 50 A, 50 B can comprise breakable segments 52 having a width W and a thickness T.
- the width W and the thickness T can be selected such that a laser beam of a predetermined power will sever a breakable segment 52 .
- the breakable segments 52 can be formed of a same conductive material as the conductors 20 , or can be formed of a different conductive material.
- the breakable segments 52 can be aligned with openings 48 in the solder mask 24 to permit access by the laser beam.
- the programmable links 50 A function as “trimming links” for trimming portions of the conductors 20 .
- the programmable links 50 A have been placed in the second state (open) by application of a laser beam. This removes or “trims” the plating conductors 20 P from the conductors 20 .
- the programmable links 50 A are illustrated in rows proximate to the outer edges 54 of the substrate 12 . However, each programmable link 50 A can be located as close as possible to a corresponding terminal contact bonding pad 44 , such that as much length of the plating conductors 20 P as is possible can be removed.
- Trimming of the plating conductors 20 P improves the integrity of the signals transmitted to and from the terminal contacts 28 ( FIG. 2 ) because the superfluous conductive path through the plating conductors 20 P has been removed.
- the conductors 20 are more evenly matched in length, such that their electrical characteristics and signal transmitting capabilities are more evenly matched.
- the programmable links 50 B function as “input/output links” for changing the input/output configuration of the terminal contacts 28 .
- some of the programmable links 50 B have been placed in the second state (open) by application of a laser beam, while some of the programmable links 50 B remain in the first state (short).
- the programmable links 50 B allow selected conductors 20 , and their associated terminal contact bonding pads 44 , to be removed or “trimmed” from the input/output circuit of the component 10 .
- the trimmed conductors are designated 20 -T. As such, there is no conductive path between a trimmed conductor 20 -T and the die 30 , and no conductive path between the die 30 and the terminal contact 28 ( FIG. 2 ) associated with the trimmed conductor 20 -T.
- This arrangement permits the input/output configuration of the terminal contacts 28 ( FIG. 2 ) to be changed and customized for a particular application.
- the electrical configuration of the component 10 can thus be customized as well.
- this arrangement permits the wire bonding of the die 30 to the conductors 20 to be standardized even for different types of dice.
- a X4 die can be wire bonded in the same manner as a X16 die, but with the unused terminal contacts 28 taken out of the input/output circuit.
- FIG. 4 a cross section equivalent to FIG. 3 , of an alternate embodiment component 10 C is illustrated.
- the component 10 C is constructed substantially as previously described for component 10 ( FIG. 1 ), and includes essentially the same elements including adjustment circuitry 19 C.
- the adjustment circuitry 19 C also includes capacitors 56 in electrical communication with the conductors 20 and the terminal contact bonding pads 44 .
- the adjustment circuitry 19 C includes programmable links 50 C in electrical communication with the capacitors 56 .
- the programmable links 50 C can comprise laser fuses, current fuses, laser anti-fuses or current anti-fuses, substantially as previously described for programmable links 50 A, 50 B in FIG. 3 .
- the capacitors 56 and programmable links 50 C allow extra capacitance to be added or “trimmed” into the conductors 20 .
- the capacitors 56 and programmable links SOC permit capacitance to be added to the conductive paths through the terminal contacts 28 ( FIG. 1 ) such that the capacitance of individual terminal contacts 28 , and the capacitance of selected groups of the terminal contacts 28 , can be adjusted and/or matched. For example, the terminal contacts 28 representing matching input/output pin groups for the component 10 C can be matched.
- the conductors having added capacitance are designated 20 C. These conductors 20 C are in electrical communication with a programmable link 50 C in the first state (short) such that electrical communication with a capacitor 56 is maintained. The other conductors 20 are in electrical communication with a programmable link 50 C in the second state (open) such that there is no electrical communication with a capacitor 56 .
- the capacitors 56 and the programmable links 50 C are located proximate to the terminal contact bonding pads 44 , and are outside of the conductive paths between the terminal contact bonding pads 44 and the die 30 .
- the capacitors 56 can comprise conductive plates separated by dielectric layers configured to provide a desired capacitance C.
- the capacitors 56 can be constructed using techniques that are known in the art, such as by deposition and patterning of metal and dielectric layers. Alternately, the capacitors 56 can comprise surface mount devices that are commercially available from various manufacturers.
- the value of the capacitance C of each capacitor 56 can be selected as required, with from micro farads ( ⁇ F) to pico farads (pF) being representative.
- the capacitors can also be used as by-pass filters for filtering transient voltages, power supply noise and spurious signals.
- FIG. 5 a cross sectional equivalent to FIG. 3 , of an alternate embodiment component 10 I is illustrated.
- the component 10 I is constructed substantially as previously described for component 10 ( FIG. 1 ), and includes essentially the same elements including adjustment circuitry 19 I.
- the adjustment circuitry 19 I also includes inductance conductors 20 I in electrical communication with the conductors 20 , and with the terminal contact bonding pads 44 .
- the inductance conductors 20 I are in electrical communication with programmable links 50 I.
- Each inductance conductor 20 I and associated programmable link 50 I forms an adjustable conductive loop that can be either by-passed, or added, depending on the state of the programmable link 50 I.
- the programmable links 50 I can comprise laser fuses, current fuses, laser anti-fuses or current anti-fuses, substantially as previously described for programmable links 50 A, 50 B in FIG. 3 .
- the inductance conductors 20 I and programmable links 50 I allow extra inductance and resistance to be added or “trimmed” into the conductors 20
- the inductance conductors 20 I in electrical communication with the programmable links 50 I in the second state (open) are activated, whereas the inductance conductors 20 I in electrical communication with the programmable links in the first state (short) are bypassed.
- each conductor 20 includes three separate inductance conductors 20 I and programmable links 50 I.
- this arrangement is merely exemplary and other arrangements are possible.
- FIGS. 6A-6F steps in a method for fabricating the component 10 , 10 C or 10 I are illustrated.
- a panel 58 containing multiple substrates 12 is initially provided.
- the panel 58 is similar in function to a semiconductor leadframe, permitting the fabrication of multiple components 10 , 10 C or 10 I at the same time.
- the panel 58 includes circular indexing openings 62 proximate to the longitudinal edges thereof.
- the indexing openings 62 permit the panel 58 to be handled by automated transfer mechanisms associated with chip bonders, wire bonders, molds, and trim machinery.
- the panel 58 includes elongated separation openings 60 which facilitate singulation of the substrates 12 on the panel 58 into separate components 10 , 10 C or 10 I.
- the panel 58 also includes a wire bonding opening 18 for each substrate 12 .
- the panel 58 can be constructed from a commercially produced bi-material core, such as a copper clad bismaleimide-triazine (BT) core, available from Mitsubishi Gas Chemical Corp., Japan.
- a representative weight of the copper can be from 0.5 oz to 2 oz. per square foot.
- the adjustment circuitry 19 is formed on the substrate 12 .
- the adjustment circuitry 19 includes the conductors 20 and the programmable links 50 A, 50 B which are laid out substantially as previously described and shown in FIG. 3 .
- the adjustment circuitry 19 includes the terminal contact bonding pads 44 , and the wire bonding pads 40 in electrical communication with the conductors 20 .
- the conductors 20 can comprise a highly conductive metal layer, which is blanket deposited onto the panel 58 (e.g., electroless or electrolytic plating), and then etched in required patterns. Alternately, an additive process, such as electroless deposition through a mask, can be used. Suitable metals include copper, aluminum, titanium, tungsten, tantalum, platinum, molybdenum, cobalt, nickel, gold, and iridium.
- the terminal contact bonding pads 44 , and the wire bonding pads 40 can be formed at the same time, and using the same process, as for the conductors 20 .
- the non-oxidizing layers 46 FIGS. 3C, 3D
- plating buses 64 can be used to electrically connect the conductors 20 for performing the plating process. These plating buses 64 will be trimmed away during the singulating step to be hereinafter described.
- the programmable links 50 A, 50 B can be formed at the same time and using the same process as for the conductors 20 .
- the programmable links 50 A, 50 B can comprise segments of the conductors 20 formed by etching a blanket deposited layer using an etch mask, or by depositing metal in a required pattern using a deposition mask.
- the programmable links 50 A, 50 B can comprise surface mounted devices placed in electrical communication with the conductors 20 .
- the solder mask 24 ( FIG. 3B ), and the solder mask 26 ( FIG. 2 ) can be formed.
- the solder mask 24 includes the openings 48 ( FIGS. 3C and 3D ) for the terminal contact bonding pads 40 , the wire bonding pads 44 and the programmable links 50 A, 50 B.
- the solder mask 26 includes a die sized opening on the die attach area 22 ( FIG. 2 ).
- the solder masks 24 , 26 can comprise a photoimageable dielectric material, such as a negative or positive tone resist.
- One suitable resist is commercially available from Taiyo America, Inc., Carson City, Nev. under the trademark “PSR-4000”.
- the “PSR-4000” resist can be mixed with an epoxy such as epoxy “720” manufactured by Ciba-Geigy (e.g., 80% PSR-4000 and 20% epoxy “720”). Another suitable resist is commercially available from Shipley under the trademark “XP-9500”.
- the adjustment circuitry 19 C can be configured as previously described and shown in FIG. 4 , with capacitors 56 and programmable links 50 C.
- the capacitors 56 can comprise etched or deposited metal and dielectric layers formed substantially as previously described for the conductors 20 . Alternately, the capacitors 56 can comprise surface mounted devices placed in electrical communication with the conductors 20 .
- the programmable links 50 C can be formed substantially as previously described for programmable links 50 A, 50 B.
- the adjustment circuitry 19 I can also be configured as previously described and shown in FIG. 5 , with inductance conductors 20 I and programmable links 50 I.
- the inductance conductors 20 I can comprise etched or deposited metal layers formed substantially as previously described for the conductors 20 .
- the programmable links 50 I can be formed substantially as previously described for programmable links 50 A, 50 B.
- a laser beam 66 can be used to place selected programmable links 50 A, 50 B ( FIG. 7B ), 50 C ( FIG. 7C ) or 50 I ( FIG. 7D ), in the open state such that no current can be transmitted therethrough.
- Suitable laser systems for laser severing the breakable segments 52 ( FIG. 3E ) of the programmable links 50 A, 50 B are manufactured by Electro Scientific, Inc., of Portland, Oreg. as well as others.
- programmable links 50 A, 50 B, 50 C, 50 I are illustrated as being laser fuses, it is to be understood that these programmable links can also be configured as laser anti-fuses. In this case the laser beam 66 would be used to place selected programmable links in the short state, such that current can be conducted therethrough.
- the die 30 can be attached to the substrate 12 using conventional adhesives and die attach systems.
- the die 30 can be wire bonded to the wire bonding pads 40 ( FIG. 3 ) using conventional wire bonding equipment.
- the die encapsulant 42 can be formed on the die 30 .
- the die encapsulant 42 can comprise a deposited or molded polymer.
- the die encapsulant 42 can comprise a Novolac based epoxy formed in a desired shape using a transfer molding process, and then cured using an oven.
- the wire bond encapsulant 38 is not shown.
- the wire bond encapsulant 38 can be formed using a suitable technique such as dispensing and curing a glob top polymer.
- the terminal contacts 28 can be formed on the terminal contact bonding pads 44 using a bonding process, such as solder reflow of pre-formed balls, or a deposition process such as electroless deposition of metal bumps.
- a singulation step can be performed to singulate the components 10 , 10 C or 10 I from the panel 58 .
- the singulation step can be performed using a saw, a shear or another singulation apparatus.
- the singulation step also trims the plating buses 64 ( FIG. 7B ) such that the conductors 20 are no longer electrically connected to one another.
- FIGS. 8A-8B and 9 A- 9 B an alternate embodiment of the fabrication method illustrated in FIGS. 6A-6F is illustrated.
- an adjustment circuit 19 S is formed on the substrate 12 , substantially as previously described and shown in FIG. 6 for adjustment circuit 19 .
- the adjustment circuit 19 S includes programmable links 50 S ( FIG. 9A ) configured as current fuses, or alternately programmable links 50 AF configured as anti-fuses.
- each programmable link 50 S includes a necked down portion 72 ( FIG. 9A ) configured to blow, and form an open circuit upon application of a sufficient current.
- each programmable link 50 AF includes a pair of conductive plates 74 A, 74 B separated by a dielectric layer 76 . Upon application of a sufficient current, the dielectric layer 76 breaks down, such that electrical communication is established between the conductive plates 74 A, 74 B and a short circuit is formed.
- the programmable link 50 AF configured as an anti-fuse the same results can be achieved as with a fuse, provided the state of the link (open or short) is opposite to that of the fuse.
- a programming circuit 70 is configured to apply the current signals necessary to place the programmable links 50 S or 50 AF in the required state (i.e., open for programmable link 50 S or short for programmable link 50 AF).
- electrical connectors 68 such as “POGO PINS” establish electrical communication between the programming circuit 70 and the programmable links 50 S or 50 AF.
- the electrical connectors can be constructed to electrically engage the terminal contact bonding pads 44 ( FIG. 3 ), the wire bonding pads 40 ( FIG. 3 ) or other connection points on the adjustment circuit 19 S.
- FIGS. 10A and 10B electronic systems constructed using components 10 , 10 C, 10 I fabricated in accordance with the invention are illustrated.
- the components 10 , 10 C, 10 I can be used in any system in which semiconductor components as previously defined are used.
- a multi chip module system 80 includes a module substrate 82 having an edge connector 84 , and a plurality of conductors 86 in electrical communication with the edge connector 84 .
- the components 10 , 10 C, 10 I can be flip chip mounted to the module substrate 82 , with the terminal contacts 28 ( FIG. 1 ) thereon in electrical communication with the conductors 86 .
- a system in a package (SIP) 88 is constructed with one or more components 10 , 10 C, 10 I.
- This type of package is also referred to as a multi chip module MCM package.
- the system in a package (SIP) 88 can be configured to perform a desired function such as micro processing.
- the system in a package (SIP) 88 includes a substrate 90 having terminal leads 92 .
- the components 10 , 10 C, 10 I can be flip chip mounted to the substrate 90 , with the terminal contacts 28 thereon in electrical communication with the terminal leads 92 .
- the system in a package (SIP) 88 also includes a package body 94 encapsulating the components 110 , 10 C, 10 I and the substrate 90 .
Abstract
A semiconductor component includes adjustment circuitry configured to adjust selected physical and electrical characteristics of the component or elements thereof, and an input/output configuration of the component. The component includes a semiconductor die, a substrate attached to the die, and terminal contacts on the substrate. The adjustment circuitry includes conductors and programmable links, such as fuses or anti-fuses, in electrical communication with the die and the terminal contacts. The adjustment circuit can also include capacitors and inductance conductors. The programmable links can be placed in a selected state (e.g., short or open) using a laser or programming signals. A method for fabricating the component includes the steps of forming the adjustment circuitry, and then placing the programmable links in the selected state to achieve the selected adjustment.
Description
- This application is a division of Ser. No. 11/210,562, filed Aug. 24, 2005, which is a division of Ser. No. 10/403,741, filed Mar. 31, 2003, U.S. Pat. No. 7,007,375, which is a division of Ser. No. 10/140,340, filed May 6, 2002, U.S. Pat. No. 6,753,482.
- This application is related to Ser. No. 10/745,040, filed Dec. 22, 2003, U.S. Pat. No. 6,914,275.
- This invention relates generally to semiconductor manufacture, and more particularly to an improved semiconductor component having adjustable characteristics and configurations. This invention also relates to a method for fabricating the component, and to systems incorporating the component.
- Semiconductor components, such as chip scale packages, ball grid array (BGA) devices, flip chip devices, and bare dice include terminal contacts, such as contact balls, contact bumps or contact pins. The terminal contacts provide the input/output configuration for a component, and permit the component to be surface mounted to a supporting substrate, such as a printed circuit board (PCB). Semiconductor components also include semiconductor dice, and the terminal contacts can be formed on substrates attached to the dice, or in some cases formed directly on the dice. For some components, such as chip scale packages, BGA devices, and bumped dice, the terminal contacts can be arranged in a dense grid array, such as a ball grid array (BGA), or a fine ball grid array (FBGA).
- The terminal contacts are in electrical communication with integrated circuits, and other electrical elements, contained on the dice. Typically the components include patterns of conductors that provide separate electrical paths between the terminal contacts and the integrated circuits. The conductors can comprise metal traces formed on substrates attached to the dice, or formed directly on the dice. The physical and electrical characteristics of these conductors can affect the performance of the component, and the integrity of the signals transmitted through the terminal contacts to or from the integrated circuits on the component. For example, plating buses are routinely used to electrically connect all of the conductors on a component during the fabrication process. The plating buses facilitate plating of bonding pads for the terminal contacts, and wire bonding pads for wire bonding the conductors to the dice. Following the plating process, the plating buses are trimmed, such that the conductors are no longer electrically connected to one another. However, portions of the plating buses can remain on some of the conductors following the trimming process. These remnant portions of the plating buses add mass and length to the conductors, which can affect electrical characteristics, such as inductance, capacitance and resistance. Other physical characteristics such as overall lengths, location on the component and proximity to other elements can also affect the electrical characteristics of the conductors.
- The terminal contacts associated with the conductors will also have different electrical characteristics, and the characteristics of the signals transmitted through the terminal contacts will be different. These signal variations can adversely affect the operation of the integrated circuits on the components, particularly at high clocking speeds (e.g., 500 MHz or greater). It would be desirable to have the capability to adjust the electrical characteristics of the conductors and terminal contacts for semiconductor components, and of other elements of the components as well.
- It would be also be advantageous to be able to adjust the electrical configuration of the components as well. For example, it may be necessary to electrically connect or disconnect different terminal contacts on a component to alter the input/output configuration of the component. This may be necessary because standardized components are often fabricated with different types of dice. As such, the configuration of the terminal contacts for a component containing a die with a X4 pin assignment configuration may be different than the configuration required for the same component having a die with a X16 pin assignment configuration. In the prior art different input/output configurations have been achieved by using different layouts for the terminal contacts and the conductors, or by using different wire bonding arrangements between the dice and the conductors.
- Also in the prior art, fuses have been used for isolating defective circuitry and for substituting redundant circuitry on a component. For example, a 16 megabit DRAM memory die may have a small percentage of cells that fail following burn-in testing. Fuses can be used to isolate defective integrated circuitry, and to substitute redundant integrated circuitry. Fuses can be controlled using electrical signals, or by using a laser beam directed at a portion of the fuse.
- Fuses have also been used in the art to lock in operating clock multipliers for microprocessor components. This type of microprocessor is manufactured by Advanced Micro Devices, Inc. of Sunnyvale, Calif., under the trademark “ATHLON”.
- The present invention provides a method for adjusting the characteristics of semiconductor components and elements thereof, and for customizing the input/output and electrical configuration of semiconductor components as well.
- In accordance with the present invention, an adjustable semiconductor component, a method for fabricating the component, and electronic assemblies incorporating the component, are provided.
- The component includes a substrate, a semiconductor die attached to the substrate, and terminal contacts on the substrate in electrical communication with the die. The component also includes adjustment circuitry on the substrate configured to adjust physical or electrical characteristics of the component or elements thereof.
- The adjustment circuitry includes conductors in electrical communication with the integrated circuits on the die and with the terminal contacts. The adjustment circuitry also includes programmable links, such as fuses or anti-fuses, in electrical communication with the conductors. The programmable links are configured for placement into different states (e.g., short or open) using lasers or electronic signals.
- Depending on the layout of the conductors and programmable links, different physical or electrical characteristics can be adjusted by the adjustment circuitry. For example, the adjustment circuitry can be configured to trim the conductors, such as to trim portions of plating buses associated with the conductors. In addition, the adjustment circuitry can include capacitors for adding capacitance to the conductors. Further, the adjustment circuitry can include conductive loops for adding inductance to the conductors.
- The adjustment circuitry can also be used to change the input/output configuration of the terminal contacts, and thus the electrical configuration of the component. In this regard, standard substrates can be wired to different types of dice using a standardized wire bonding arrangement. The electrical paths to the terminal contacts can then be connected or disconnected using the conductors and the programmable links to achieve a desired input/output configuration. For example, memory dice can be wire bonded to the conductors at the widest configuration possible (e.g., sixteen DQs (X16)). For a die having a sixteen DQs configuration (X16), no changes to the conductors are required. For a die having a four DQs configuration (X4), the programmable links can be configured to remove all of the conductors associated with the unused 12 DQs.
- A method for fabricating the adjustable component can be performed on a strip, such as an organic leadframe, containing multiple substrates, which can be singulated into individual components. The method includes the step of forming the adjustment circuitry on the substrates by forming the conductors and the programmable links in a required layout. Depending on layout and elements, the adjustment circuitry can be configured to adjust different physical and electrical characteristics of the conductors, or the input/output configuration of the terminal contacts. The method also includes the step of placing the programmable links in a selected state (e.g., short or open) to connect or disconnect the conductors, and to achieve the desired adjustment. Depending on the type of programmable link, the placing step can be performed using a laser or electronic signals.
- The component can be used to construct systems such as MCM packages, multi chip modules and circuit boards.
-
FIG. 1 is an enlarged schematic side elevation view illustrating a semiconductor component constructed in accordance with the invention with adjustable electrical characteristics; -
FIG. 2 is an enlarged cross sectional view of the component, taken along line 2-2 ofFIG. 1 ; -
FIG. 3 is a partial, enlarged cross sectional view, taken along line 3-3 ofFIG. 2 , illustrating adjustment circuitry on the component; -
FIG. 3A is an enlarged cross sectional view, taken alongline 3A-3A ofFIG. 3 , illustrating a substrate and solder mask of the component; -
FIG. 3B is an enlarged cross sectional view, taken alongline 3B-3B ofFIG. 3 , illustrating a conductor of the component; -
FIG. 3C is an enlarged cross sectional view, taken alongline 3C-3C ofFIG. 3 , illustrating a wire bonding pad of the component; -
FIG. 3D is an enlarged cross sectional view, taken alongline 3D-3D ofFIG. 3 , illustrating a bonding pad for a terminal contact of the component; -
FIG. 3E is an enlarged cross sectional view, taken alongline 3E-3E ofFIG. 3 , illustrating a programmable link of the component; -
FIG. 4 is an enlarged cross sectional view equivalent toFIG. 3 illustrating adjustment circuitry on an alternate embodiment component having adjustable capacitance characteristics; -
FIG. 5 is an enlarged cross sectional view equivalent toFIG. 3 illustrating adjustment circuitry on an alternate embodiment component having adjustable inductance characteristics; -
FIGS. 6A-6F are schematic cross sectional views illustrating steps in a method for fabricating the semiconductor component; -
FIG. 7A is a view taken alongline 7A-7A ofFIG. 6A illustrating a leadframe used in the method; -
FIG. 7B is a view taken alongline 7B-7B ofFIG. 6B illustrating adjustment circuitry on the component ofFIG. 4 ; -
FIG. 7C is a view equivalent toFIG. 7B illustrating adjustment circuitry on the component ofFIG. 4 ; -
FIG. 7D is a view taken along line 7D-7D ofFIG. 6B illustrating adjustment circuitry on the component ofFIG. 5 ; -
FIGS. 8A and 8B are schematic cross sectional views equivalent toFIGS. 6B and 6C respectively, illustrating an alternate embodiment of the fabrication method wherein electronic signals are utilized to program current-type programmable links; -
FIG. 9A is a schematic plan view of a programmable link in the form of a current fuse configured for use with the fabrication method ofFIGS. 8A and 8B ; -
FIG. 9B is a schematic cross sectional view of a programmable link in the form of an anti-fuse configured for use with the fabrication method ofFIGS. 8A and 8B ; -
FIG. 10A is a schematic plan view of a multi chip module system constructed using components constructed in accordance with the invention; and -
FIG. 10B is a schematic cross sectional view of a system in a package constructed using components constructed in accordance with the invention. - Referring to
FIGS. 1 and 2 , asemiconductor component 10 constructed in accordance with the invention is illustrated. As used herein, the term “semiconductor component” refers to an element, or to an assembly, that includes a semiconductor die. In the illustrative embodiment, thecomponent 10 comprises a board-on-chip (BOC) semiconductor package. However, thesemiconductor component 10 can comprise another type of semiconductor package such as a chip-on-board (COB) package, a chip scale package (CSP), a BGA device, a flip chip device, or a bumped semiconductor die. - The
component 10 includes asubstrate 12 having a first surface 14 (FIG. 2 ), and an opposing second surface 16 (FIG. 2 ). Thefirst surface 14, and thesecond surface 16, are the major planar surfaces of thesubstrate 12. Thesubstrate 12 also includes awire bonding opening 18 therethrough, extending from thefirst surface 14 to thesecond surface 16. - In addition, the
substrate 12 includes adjustment circuitry 19 (FIG. 2 ) formed on thefirst surface 14 of thesubstrate 12, and a die attacharea 22 formed on thesecond surface 16 of thesubstrate 12. Theadjustment circuitry 19 includes a pattern of conductors 20 (FIG. 2 ), andprogrammable links FIG. 3 ) in electrical communication with theconductors 20. - The
conductors 20 can comprise a highly conductive metal which is blanket deposited on thesubstrate 12, and then etched in required patterns. Alternately, an additive process, such as electroless deposition through a mask, can be used. Suitable metals for theconductors 20 include copper, aluminum, titanium, tungsten, tantalum, platinum, molybdenum, cobalt, nickel, gold, and iridium. - The
substrate 12 can comprise an electrically insulating material, such as an organic polymer resin reinforced with glass fibers. Suitable materials for thesubstrate 12 include bismaleimide-triazine (BT), epoxy resins (e.g., “FR-4” and “FR-5”), and polyimide resins. These materials can be formed with a desired thickness, and then punched, machined, or otherwise formed with a required peripheral configuration, and with required features. A representative thickness of thesubstrate 12 can be from about 0.2 mm to 1.6 mm. - The
substrate 12 also includes asolder mask 24 on thefirst surface 14, and asolder mask 26 on thesecond surface 16. The solder masks 24, 26 can comprise a photoimageable dielectric material, such as a negative or positive tone resist. - As shown in
FIG. 2 , thecomponent 10 includes an array ofterminal contacts 28 on thesubstrate 12 in electrical communication with integrated circuits, or other electrical elements contained on thecomponent 10. Theterminal contacts 28 provide separate electrical connection points for transmitting (writing) and receiving (reading) electronic signals from thecomponent 10. In addition, theterminal contacts 28 provide a structure for bonding thecomponent 10 to a supporting substrate, such as a printed circuit board or module substrate. - In the illustrative embodiment, the
terminal contacts 28 comprise generally spherically shaped contact balls in a ball grid array (BGA), or a fine ball grid array (FBGA). However, theterminal contacts 28 can comprise other conventional contacts having other shapes, and arranged in other patterns, to provide multiple electrical connection points for the component. By way of example, representative contacts include bumps, columns, studs, domes, cones, pins and pads. Also, theterminal contacts 28 can be made of any electrically conductive material, such as a solder alloy, copper, nickel, or a conductive polymer. - As shown in
FIG. 1 , theterminal contacts 28 have a diameter “D” and a spacing or pitch “P”. With theterminal contacts 28 comprising contact balls in a ball grid array, or a fine ball grid array, a representative range for the diameter D can be from about 0.127 mm (0.005 inch) to 0.762 mm (0.030 inch). A representative range for the pitch P can be from about 0.228 mm (0.008 inch) to 2.0 mm (0.078 inch). - As shown in
FIG. 2 , thecomponent 10 also includes asemiconductor die 30, and adie encapsulant 42 on thedie 30 and on thesecond surface 16 of thesubstrate 12. The die 30 can comprise a conventional semiconductor die having a desired configuration. For example, the die 30 can comprise a dynamic random access memory (DRAM), a static random access memory (SRAM), a flash memory, a microprocessor, a digital signal processor (DSP), or an application specific integrated circuit (ASIC). - The
die 30 includes a row ofbond pads 32 formed on a face portion thereof, in electrical communication with the integrated circuits contained on thedie 30. Thedie 30 is bonded face down to the die attacharea 22 of thesubstrate 12, with thebond pads 32 on the die 30 aligned with thebonding opening 18 in thesubstrate 12. - As shown in
FIG. 2 , anadhesive layer 34 bonds the die 30 to the die attacharea 22 on thesubstrate 12. Theadhesive layer 34 can comprise a filled epoxy, an unfilled epoxy, an acrylic, a polyimide or an adhesive tape material. In addition,wires 36 are placed through thewire bonding opening 18 in thesubstrate 12, and are wire bonded to thebond pads 32 on thedie 30, and to correspondingwire bonding pads 40 on thesubstrate 12. Awire bond encapsulant 38 fills thewire bonding opening 18 and encapsulates thewires 36. Thewire bond encapsulant 38 can comprise a polymer material, such as a glob top of epoxy or silicone, deposited in a desired shape using a suitable process such as dispensing through a nozzle, and then cured as required. - Referring to
FIG. 3 , theadjustment circuitry 19 also includes terminalcontact bonding pads 44 on thesubstrate 12 configured to provide bonding sites for bonding theterminal contacts 28 to thesubstrate 12. The terminalcontact bonding pads 44 are in electrical communication with theconductors 20 and with thewire bonding pads 40. In addition, the terminalcontact bonding pads 44 are in electrical communication with platingconductors 20P on thesubstrate 12 that extend to anedge 54 of thesubstrate 12. As will be further explained, the platingconductors 20P are initially connected to plating buses, which are used to apply a current to the terminalcontact bonding pads 44, and to thewire bonding pads 40, for plating non-oxidizing metal layers 46 (FIGS. 3C and 3D ) such as gold or platinum layers. These non-oxidizing metal layers 46 facilitate the bonding process for theterminal contacts 28 and the wire bonding process to thedie 30. - As shown in
FIGS. 3A and 3B , thesolder mask 24 covers thesubstrate 12 and theconductors 20. However, as shown inFIGS. 3C and 3D , thesolder mask 24 includesopenings 48 aligned with thewire bonding pads 40 and the terminalcontact bonding pads 44. - As shown in
FIG. 3 , theadjustment circuitry 19 also includes firstprogrammable links 50A proximate to the platingconductors 20P, and secondprogrammable links 50B between thewire bonding pads 40 and the terminalcontact bonding pads 44. As used herein the term “programmable link” means an element that can be placed in either a first state (short) in which electrical current can be transmitted through the link, or in a second state (open) in which electrical current cannot be transmitted through the link. - Suitable programmable links include laser fuses, current fuses, laser anti-fuses, and current anti-fuses. A laser fuse includes a segment that can be broken by a laser beam to create an open circuit. A voltage fuse includes a segment that can be broken by application of electrical current having a sufficient amperage to create an open circuit. A laser anti-fuse includes conductive segments separated by a dielectric layer that can be broken down by a laser beam to electrically connect the conductive segments to create a short circuit. A current anti fuse has a dielectric layer that can be broken down by application of electrical current having a sufficient amperage to create a short circuit.
- In the embodiment illustrated in
FIG. 3 , theprogrammable links FIG. 3 theprogrammable links programmable links - As shown in
FIG. 3E , theprogrammable links conductors 20, or can be formed of a different conductive material. In addition, the breakable segments 52 can be aligned withopenings 48 in thesolder mask 24 to permit access by the laser beam. - The
programmable links 50A function as “trimming links” for trimming portions of theconductors 20. Specifically, inFIG. 3 , theprogrammable links 50A have been placed in the second state (open) by application of a laser beam. This removes or “trims” the platingconductors 20P from theconductors 20. For simplicity, theprogrammable links 50A are illustrated in rows proximate to theouter edges 54 of thesubstrate 12. However, eachprogrammable link 50A can be located as close as possible to a corresponding terminalcontact bonding pad 44, such that as much length of the platingconductors 20P as is possible can be removed. Trimming of the platingconductors 20P improves the integrity of the signals transmitted to and from the terminal contacts 28 (FIG. 2 ) because the superfluous conductive path through the platingconductors 20P has been removed. In addition, theconductors 20 are more evenly matched in length, such that their electrical characteristics and signal transmitting capabilities are more evenly matched. - The
programmable links 50B function as “input/output links” for changing the input/output configuration of theterminal contacts 28. Specifically, inFIG. 3 , some of theprogrammable links 50B have been placed in the second state (open) by application of a laser beam, while some of theprogrammable links 50B remain in the first state (short). Theprogrammable links 50B allow selectedconductors 20, and their associated terminalcontact bonding pads 44, to be removed or “trimmed” from the input/output circuit of thecomponent 10. The trimmed conductors are designated 20-T. As such, there is no conductive path between a trimmed conductor 20-T and thedie 30, and no conductive path between the die 30 and the terminal contact 28 (FIG. 2 ) associated with the trimmed conductor 20-T. This arrangement permits the input/output configuration of the terminal contacts 28 (FIG. 2 ) to be changed and customized for a particular application. The electrical configuration of thecomponent 10 can thus be customized as well. - In addition, this arrangement permits the wire bonding of the die 30 to the
conductors 20 to be standardized even for different types of dice. For example, a X4 die can be wire bonded in the same manner as a X16 die, but with the unusedterminal contacts 28 taken out of the input/output circuit. - Referring to
FIG. 4 , a cross section equivalent toFIG. 3 , of analternate embodiment component 10C is illustrated. Thecomponent 10C is constructed substantially as previously described for component 10 (FIG. 1 ), and includes essentially the same elements includingadjustment circuitry 19C. However, in this embodiment theadjustment circuitry 19C also includescapacitors 56 in electrical communication with theconductors 20 and the terminalcontact bonding pads 44. In addition, theadjustment circuitry 19C includesprogrammable links 50C in electrical communication with thecapacitors 56. - The
programmable links 50C can comprise laser fuses, current fuses, laser anti-fuses or current anti-fuses, substantially as previously described forprogrammable links FIG. 3 . Thecapacitors 56 andprogrammable links 50C allow extra capacitance to be added or “trimmed” into theconductors 20. Thecapacitors 56 and programmable links SOC permit capacitance to be added to the conductive paths through the terminal contacts 28 (FIG. 1 ) such that the capacitance of individualterminal contacts 28, and the capacitance of selected groups of theterminal contacts 28, can be adjusted and/or matched. For example, theterminal contacts 28 representing matching input/output pin groups for thecomponent 10C can be matched. - In
FIG. 4 , the conductors having added capacitance are designated 20C. Theseconductors 20C are in electrical communication with aprogrammable link 50C in the first state (short) such that electrical communication with acapacitor 56 is maintained. Theother conductors 20 are in electrical communication with aprogrammable link 50C in the second state (open) such that there is no electrical communication with acapacitor 56. - In the illustrative embodiment, the
capacitors 56 and theprogrammable links 50C are located proximate to the terminalcontact bonding pads 44, and are outside of the conductive paths between the terminalcontact bonding pads 44 and thedie 30. Thecapacitors 56 can comprise conductive plates separated by dielectric layers configured to provide a desired capacitance C. Thecapacitors 56 can be constructed using techniques that are known in the art, such as by deposition and patterning of metal and dielectric layers. Alternately, thecapacitors 56 can comprise surface mount devices that are commercially available from various manufacturers. The value of the capacitance C of eachcapacitor 56 can be selected as required, with from micro farads (μF) to pico farads (pF) being representative. In addition to matching the capacitance of the conductive paths for theterminal contacts 28, the capacitors can also be used as by-pass filters for filtering transient voltages, power supply noise and spurious signals. - Referring to
FIG. 5 , a cross sectional equivalent toFIG. 3 , of an alternate embodiment component 10I is illustrated. The component 10I is constructed substantially as previously described for component 10 (FIG. 1 ), and includes essentially the same elements including adjustment circuitry 19I. However, the adjustment circuitry 19I also includes inductance conductors 20I in electrical communication with theconductors 20, and with the terminalcontact bonding pads 44. In addition, the inductance conductors 20I are in electrical communication with programmable links 50I. Each inductance conductor 20I and associated programmable link 50I forms an adjustable conductive loop that can be either by-passed, or added, depending on the state of the programmable link 50I. - The programmable links 50I can comprise laser fuses, current fuses, laser anti-fuses or current anti-fuses, substantially as previously described for
programmable links FIG. 3 . The inductance conductors 20I and programmable links 50I allow extra inductance and resistance to be added or “trimmed” into theconductors 20 - In
FIG. 50 , the inductance conductors 20I in electrical communication with the programmable links 50I in the second state (open) are activated, whereas the inductance conductors 20I in electrical communication with the programmable links in the first state (short) are bypassed. - In
FIG. 5 , the inductance conductors 20I and programmable links 50I are located between the terminalcontact bonding pads 44 and thewire bonding pads 40. In addition, eachconductor 20 includes three separate inductance conductors 20I and programmable links 50I. However, this arrangement is merely exemplary and other arrangements are possible. - Referring to
FIGS. 6A-6F , steps in a method for fabricating thecomponent FIG. 6A , apanel 58 containingmultiple substrates 12 is initially provided. Thepanel 58 is similar in function to a semiconductor leadframe, permitting the fabrication ofmultiple components - As shown in
FIG. 7A , thepanel 58 includescircular indexing openings 62 proximate to the longitudinal edges thereof. Theindexing openings 62 permit thepanel 58 to be handled by automated transfer mechanisms associated with chip bonders, wire bonders, molds, and trim machinery. In addition, thepanel 58 includes elongatedseparation openings 60 which facilitate singulation of thesubstrates 12 on thepanel 58 intoseparate components panel 58 also includes awire bonding opening 18 for eachsubstrate 12. If desired, thepanel 58 can be constructed from a commercially produced bi-material core, such as a copper clad bismaleimide-triazine (BT) core, available from Mitsubishi Gas Chemical Corp., Japan. A representative weight of the copper can be from 0.5 oz to 2 oz. per square foot. - Next, as shown in
FIG. 6B , theadjustment circuitry 19 is formed on thesubstrate 12. As shown inFIG. 7B , theadjustment circuitry 19 includes theconductors 20 and theprogrammable links FIG. 3 . In addition, theadjustment circuitry 19 includes the terminalcontact bonding pads 44, and thewire bonding pads 40 in electrical communication with theconductors 20. - The
conductors 20 can comprise a highly conductive metal layer, which is blanket deposited onto the panel 58 (e.g., electroless or electrolytic plating), and then etched in required patterns. Alternately, an additive process, such as electroless deposition through a mask, can be used. Suitable metals include copper, aluminum, titanium, tungsten, tantalum, platinum, molybdenum, cobalt, nickel, gold, and iridium. - The terminal
contact bonding pads 44, and thewire bonding pads 40 can be formed at the same time, and using the same process, as for theconductors 20. In addition, the non-oxidizing layers 46 (FIGS. 3C, 3D ) can be formed on the terminalcontact bonding pads 44, and thewire bonding pads 40 using a plating process, such as electrolytic deposition. As shown inFIG. 7B , platingbuses 64 can be used to electrically connect theconductors 20 for performing the plating process. These platingbuses 64 will be trimmed away during the singulating step to be hereinafter described. - The
programmable links conductors 20. For example, theprogrammable links conductors 20 formed by etching a blanket deposited layer using an etch mask, or by depositing metal in a required pattern using a deposition mask. Alternately, theprogrammable links conductors 20. - Following formation of the
adjustment circuitry 19 the solder mask 24 (FIG. 3B ), and the solder mask 26 (FIG. 2 ) can be formed. Thesolder mask 24 includes the openings 48 (FIGS. 3C and 3D ) for the terminalcontact bonding pads 40, thewire bonding pads 44 and theprogrammable links solder mask 26 includes a die sized opening on the die attach area 22 (FIG. 2 ). The solder masks 24, 26 can comprise a photoimageable dielectric material, such as a negative or positive tone resist. One suitable resist is commercially available from Taiyo America, Inc., Carson City, Nev. under the trademark “PSR-4000”. The “PSR-4000” resist can be mixed with an epoxy such as epoxy “720” manufactured by Ciba-Geigy (e.g., 80% PSR-4000 and 20% epoxy “720”). Another suitable resist is commercially available from Shipley under the trademark “XP-9500”. - Referring to
FIG. 7C , theadjustment circuitry 19C can be configured as previously described and shown inFIG. 4 , withcapacitors 56 andprogrammable links 50C. Thecapacitors 56 can comprise etched or deposited metal and dielectric layers formed substantially as previously described for theconductors 20. Alternately, thecapacitors 56 can comprise surface mounted devices placed in electrical communication with theconductors 20. Theprogrammable links 50C can be formed substantially as previously described forprogrammable links - Referring to
FIG. 7D , the adjustment circuitry 19I can also be configured as previously described and shown inFIG. 5 , with inductance conductors 20I and programmable links 50I. The inductance conductors 20I can comprise etched or deposited metal layers formed substantially as previously described for theconductors 20. The programmable links 50I can be formed substantially as previously described forprogrammable links - Referring to
FIG. 6C , following formation of theadjustment circuitry 19, alaser beam 66 can be used to place selectedprogrammable links FIG. 7B ), 50C (FIG. 7C ) or 50I (FIG. 7D ), in the open state such that no current can be transmitted therethrough. Suitable laser systems for laser severing the breakable segments 52 (FIG. 3E ) of theprogrammable links - Although the
programmable links laser beam 66 would be used to place selected programmable links in the short state, such that current can be conducted therethrough. - Next, as shown in
FIG. 6D , the die 30 can be attached to thesubstrate 12 using conventional adhesives and die attach systems. In addition, the die 30 can be wire bonded to the wire bonding pads 40 (FIG. 3 ) using conventional wire bonding equipment. - Next, as shown in
FIG. 6E , thedie encapsulant 42 can be formed on thedie 30. Thedie encapsulant 42 can comprise a deposited or molded polymer. For example, thedie encapsulant 42 can comprise a Novolac based epoxy formed in a desired shape using a transfer molding process, and then cured using an oven. For simplicity, inFIG. 6E , thewire bond encapsulant 38 is not shown. However, thewire bond encapsulant 38 can be formed using a suitable technique such as dispensing and curing a glob top polymer. As also shown inFIG. 6E , theterminal contacts 28 can be formed on the terminalcontact bonding pads 44 using a bonding process, such as solder reflow of pre-formed balls, or a deposition process such as electroless deposition of metal bumps. - Next, as shown in
FIG. 6F , a singulation step can be performed to singulate thecomponents panel 58. The singulation step can be performed using a saw, a shear or another singulation apparatus. The singulation step also trims the plating buses 64 (FIG. 7B ) such that theconductors 20 are no longer electrically connected to one another. - Referring to
FIGS. 8A-8B and 9A-9B, an alternate embodiment of the fabrication method illustrated inFIGS. 6A-6F is illustrated. As shown inFIG. 8A , anadjustment circuit 19S is formed on thesubstrate 12, substantially as previously described and shown inFIG. 6 foradjustment circuit 19. However, theadjustment circuit 19S includesprogrammable links 50S (FIG. 9A ) configured as current fuses, or alternately programmable links 50AF configured as anti-fuses. - As shown in
FIG. 9A , eachprogrammable link 50S includes a necked down portion 72 (FIG. 9A ) configured to blow, and form an open circuit upon application of a sufficient current. As shown inFIG. 9B , each programmable link 50AF includes a pair ofconductive plates dielectric layer 76. Upon application of a sufficient current, thedielectric layer 76 breaks down, such that electrical communication is established between theconductive plates - As shown in
FIG. 8B , aprogramming circuit 70 is configured to apply the current signals necessary to place theprogrammable links 50S or 50AF in the required state (i.e., open forprogrammable link 50S or short for programmable link 50AF). In addition,electrical connectors 68 such as “POGO PINS” establish electrical communication between theprogramming circuit 70 and theprogrammable links 50S or 50AF. The electrical connectors can be constructed to electrically engage the terminal contact bonding pads 44 (FIG. 3 ), the wire bonding pads 40 (FIG. 3 ) or other connection points on theadjustment circuit 19S. - Referring to
FIGS. 10A and 10B , electronic systems constructed usingcomponents components - In
FIG. 10A , a multichip module system 80 includes amodule substrate 82 having anedge connector 84, and a plurality ofconductors 86 in electrical communication with theedge connector 84. Thecomponents module substrate 82, with the terminal contacts 28 (FIG. 1 ) thereon in electrical communication with theconductors 86. - In
FIG. 10B , a system in a package (SIP) 88 is constructed with one ormore components substrate 90 having terminal leads 92. Thecomponents substrate 90, with theterminal contacts 28 thereon in electrical communication with the terminal leads 92. The system in a package (SIP) 88 also includes apackage body 94 encapsulating thecomponents 110, 10C, 10I and thesubstrate 90. - Thus the invention provides improved adjustable semiconductor components, methods for fabricating the components, and systems incorporating the component. While the invention has been described with reference to certain preferred embodiments, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims.
Claims (20)
1. A method for fabricating a semiconductor component comprising:
providing a substrate;
forming an adjustment circuit on the substrate comprising a plurality of conductors, and a plurality of programmable links in electrical communication with the conductors;
attaching a die to the substrate in electrical communication with the conductors; and
changing a physical characteristic or an electrical characteristic of at least one conductor by placing the programmable links in a selected state.
2. The method of claim 1 wherein the physical characteristic comprise length and the changing step trims the length.
3. The method of claim 1 wherein the electrical characteristic comprises capacitance and the changing step adds capacitance.
4. The method of claim 1 wherein the electrical characteristic comprises inductance and the changing step adds inductance.
5. The method of claim 1 further comprising forming terminal contacts on the substrate in electrical communication with the conductors and changing an input/output configuration of the terminal contacts using the programmable links.
6. A method for fabricating a semiconductor component comprising:
providing a substrate;
forming an adjustment circuit on the substrate comprising a plurality of conductors, a plurality of programmable links in electrical communication with the conductors, and a plurality of capacitors in electrical communication with the programmable links;
attaching a die to the substrate in electrical communication with the conductors; and
adding capacitance to selected conductors by placing the programmable links in a selected state.
7. The method of claim 6 further comprising forming the adjustment circuit with a plurality of second programmable links configured to trim portions of the conductors, and trimming the portions using the second programmable links.
8. The method of claim 6 wherein the capacitors comprise metal and dielectric layers deposited on the substrate.
9. The method of claim 6 wherein the capacitors comprise surface mounted devices.
10. The method of claim 6 further comprising changing a physical characteristic of at least one conductor using at least one programmable link.
11. The method of claim 6 further comprising forming terminal contacts on the substrate in electrical communication with the conductors and changing an input/output configuration of the terminal contacts using the programmable links.
12. A method for fabricating a semiconductor component comprising:
providing a substrate;
forming an adjustment circuit on the substrate comprising a plurality of conductors, a plurality of programmable links in electrical communication with the conductors, and a plurality of inductance conductors in electrical communication with the programmable links;
attaching a die to the substrate in electrical communication with the conductors; and
adding inductance to selected conductors by placing the programmable links in a selected state.
13. The method of claim 12 further comprising forming the adjustment circuit with a plurality of second programmable links configured to trim portions of the conductors, and trimming the portions using the second programmable links.
14. The method of claim 12 wherein each conductor is associated with a plurality of inductance conductors.
15. The method of claim 12 further comprising changing a physical characteristic of at least one conductor using at least one programmable link.
16. The method of claim 12 further comprising forming terminal contacts on the substrate in electrical communication with the conductors and changing an input/output configuration of the terminal contacts using the programmable links.
17. A method for fabricating a semiconductor component comprising:
providing a substrate comprising a plurality of terminal contacts;
attaching a semiconductor die to the substrate in electrical communication with the terminal contacts;
providing an adjustment circuit on the substrate comprising a plurality of conductors and programmable links in electrical communication with the die and the terminal contacts; and
adjusting an electrical characteristic of at least one conductor and an input/output configuration of the terminal contacts by placing at least one of the programmable links in a selected state.
18. The method of claim 17 wherein the electrical characteristic comprises capacitance and the adjusting step adds capacitance.
19. The method of claim 17 wherein the electrical characteristic comprises inductance and the adjusting step adds inductance.
20. The method of claim 17 further comprising changing a physical characteristic of at least one conductor using at least one programmable link.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/705,962 US20070137029A1 (en) | 2002-05-06 | 2007-02-14 | Method for fabricating semiconductor component with adjustment circuit for adjusting physical or electrical characteristics of substrate conductors |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/140,340 US6753482B1 (en) | 2002-05-06 | 2002-05-06 | Semiconductor component with adjustment circuitry |
US10/403,741 US7007375B2 (en) | 2002-05-06 | 2003-03-31 | Method for fabricating a semiconductor component |
US11/210,562 US7257884B2 (en) | 2002-05-06 | 2005-08-24 | Method for fabricating semiconductor component with adjustment circuitry for electrical characteristics or input/output configuration |
US11/705,962 US20070137029A1 (en) | 2002-05-06 | 2007-02-14 | Method for fabricating semiconductor component with adjustment circuit for adjusting physical or electrical characteristics of substrate conductors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/210,562 Division US7257884B2 (en) | 2002-05-06 | 2005-08-24 | Method for fabricating semiconductor component with adjustment circuitry for electrical characteristics or input/output configuration |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070137029A1 true US20070137029A1 (en) | 2007-06-21 |
Family
ID=29269659
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/140,340 Expired - Lifetime US6753482B1 (en) | 2002-05-06 | 2002-05-06 | Semiconductor component with adjustment circuitry |
US10/403,741 Expired - Fee Related US7007375B2 (en) | 2002-05-06 | 2003-03-31 | Method for fabricating a semiconductor component |
US10/745,040 Expired - Lifetime US6914275B2 (en) | 2002-05-06 | 2003-12-22 | Semiconductor component with electrical characteristic adjustment circuitry |
US11/210,562 Expired - Lifetime US7257884B2 (en) | 2002-05-06 | 2005-08-24 | Method for fabricating semiconductor component with adjustment circuitry for electrical characteristics or input/output configuration |
US11/705,962 Abandoned US20070137029A1 (en) | 2002-05-06 | 2007-02-14 | Method for fabricating semiconductor component with adjustment circuit for adjusting physical or electrical characteristics of substrate conductors |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/140,340 Expired - Lifetime US6753482B1 (en) | 2002-05-06 | 2002-05-06 | Semiconductor component with adjustment circuitry |
US10/403,741 Expired - Fee Related US7007375B2 (en) | 2002-05-06 | 2003-03-31 | Method for fabricating a semiconductor component |
US10/745,040 Expired - Lifetime US6914275B2 (en) | 2002-05-06 | 2003-12-22 | Semiconductor component with electrical characteristic adjustment circuitry |
US11/210,562 Expired - Lifetime US7257884B2 (en) | 2002-05-06 | 2005-08-24 | Method for fabricating semiconductor component with adjustment circuitry for electrical characteristics or input/output configuration |
Country Status (1)
Country | Link |
---|---|
US (5) | US6753482B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8901747B2 (en) | 2010-07-29 | 2014-12-02 | Mosys, Inc. | Semiconductor chip layout |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3839267B2 (en) | 2001-03-08 | 2006-11-01 | 株式会社ルネサステクノロジ | Semiconductor device and communication terminal device using the same |
US6753482B1 (en) * | 2002-05-06 | 2004-06-22 | Micron Technology, Inc. | Semiconductor component with adjustment circuitry |
US6917090B2 (en) * | 2003-04-07 | 2005-07-12 | Micron Technology, Inc. | Chip scale image sensor package |
JP3732834B2 (en) * | 2003-04-17 | 2006-01-11 | 株式会社東芝 | Input protection circuit |
US20050087836A1 (en) * | 2003-10-22 | 2005-04-28 | Taiwan Semiconductor Manufacturing Co. | Electrically programmable polysilicon fuse with multiple level resistance and programming |
US7956451B2 (en) * | 2004-12-18 | 2011-06-07 | Agere Systems Inc. | Packages for encapsulated semiconductor devices and method of making same |
US20070209830A1 (en) * | 2006-03-13 | 2007-09-13 | Walton Advanced Engineering, Inc. | Semiconductor chip package having a slot type metal film carrying a wire-bonding chip |
US7425758B2 (en) * | 2006-08-28 | 2008-09-16 | Micron Technology, Inc. | Metal core foldover package structures |
US8124429B2 (en) * | 2006-12-15 | 2012-02-28 | Richard Norman | Reprogrammable circuit board with alignment-insensitive support for multiple component contact types |
KR20090041756A (en) * | 2007-10-24 | 2009-04-29 | 삼성전자주식회사 | Printed circuit board having adhesive layer and semiconductor package using the same |
US8251483B2 (en) * | 2009-02-13 | 2012-08-28 | Fujifilm Corporation | Mitigation of shorted fluid ejector units |
TWM472946U (en) * | 2013-01-16 | 2014-02-21 | Standard Technology Service Inc | Die package structure |
USD754083S1 (en) | 2013-10-17 | 2016-04-19 | Vlt, Inc. | Electric terminal |
KR20170098462A (en) * | 2016-02-22 | 2017-08-30 | 삼성전기주식회사 | Package module and manufaturing method of the same |
JP1581768S (en) * | 2016-08-02 | 2017-07-24 | ||
JP1664282S (en) * | 2019-07-24 | 2020-07-27 |
Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5132878A (en) * | 1987-09-29 | 1992-07-21 | Microelectronics And Computer Technology Corporation | Customizable circuitry |
US5200580A (en) * | 1991-08-26 | 1993-04-06 | E-Systems, Inc. | Configurable multi-chip module interconnect |
US5264729A (en) * | 1992-07-29 | 1993-11-23 | Lsi Logic Corporation | Semiconductor package having programmable interconnect |
US5301143A (en) * | 1992-12-31 | 1994-04-05 | Micron Semiconductor, Inc. | Method for identifying a semiconductor die using an IC with programmable links |
US5345119A (en) * | 1992-09-16 | 1994-09-06 | At&T Bell Laboratories | Continuous-time filter tuning with a delay-locked-loop in mass storage systems or the like |
US5544069A (en) * | 1989-09-20 | 1996-08-06 | Aptix Corporation | Structure having different levels of programmable integrated circuits interconnected through bus lines for interconnecting electronic components |
US5691209A (en) * | 1995-09-14 | 1997-11-25 | Liberkowski; Janusz B. | Lattice interconnect method and apparatus for manufacturing multi-chip modules |
US5914524A (en) * | 1994-05-15 | 1999-06-22 | Kabushiki Kaisha Toshiba | Semiconductor device |
US5920110A (en) * | 1995-09-26 | 1999-07-06 | Lsi Logic Corporation | Antifuse device for use on a field programmable interconnect chip |
US5937515A (en) * | 1995-04-25 | 1999-08-17 | Johnson; Morgan T. | Reconfigurable circuit fabrication method |
US5950070A (en) * | 1997-05-15 | 1999-09-07 | Kulicke & Soffa Investments | Method of forming a chip scale package, and a tool used in forming the chip scale package |
US5973340A (en) * | 1990-10-15 | 1999-10-26 | Aptix Corporation | Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits |
US5982185A (en) * | 1996-07-01 | 1999-11-09 | Micron Technology, Inc. | Direct connect carrier for testing semiconductor dice and method of fabrication |
US6008533A (en) * | 1997-12-08 | 1999-12-28 | Micron Technology, Inc. | Controlling impedances of an integrated circuit |
US6222212B1 (en) * | 1994-01-27 | 2001-04-24 | Integrated Device Technology, Inc. | Semiconductor device having programmable interconnect layers |
US6229227B1 (en) * | 1998-12-28 | 2001-05-08 | Kawasaki Steel Corporation | Programmable-value on-chip passive components for integrated circuit (IC) chips, and systems utilizing same |
US6249014B1 (en) * | 1998-10-01 | 2001-06-19 | Ramtron International Corporation | Hydrogen barrier encapsulation techniques for the control of hydrogen induced degradation of ferroelectric capacitors in conjunction with multilevel metal processing for non-volatile integrated circuit memory devices |
US6277674B1 (en) * | 1998-10-02 | 2001-08-21 | Micron Technology, Inc. | Semiconductor fuses, methods of using the same, methods of making the same, and semiconductor devices containing the same |
US20010031909A1 (en) * | 2000-03-31 | 2001-10-18 | Faltys Michael A. | High contact count, sub-miniature, fully implantable cochlear prosthesis |
US6323534B1 (en) * | 1999-04-16 | 2001-11-27 | Micron Technology, Inc. | Fuse for use in a semiconductor device |
US6333887B1 (en) * | 1998-02-27 | 2001-12-25 | Micron Technology, Inc. | Circuits and methods for selectively coupling redundant elements into an integrated circuit |
US6348400B1 (en) * | 1998-01-22 | 2002-02-19 | Micron Technology, Inc. | Method and apparatus for implementing selected functionality on an integrated circuit device |
US6391681B1 (en) * | 2001-03-16 | 2002-05-21 | Micron Technology, Inc. | Semiconductor component having selected terminal contacts with multiple electrical paths |
US6425766B1 (en) * | 2000-06-09 | 2002-07-30 | Molex Incorporated | Impedance control in edge card connector systems |
US6449170B1 (en) * | 2000-08-30 | 2002-09-10 | Advanced Micro Devices, Inc. | Integrated circuit package incorporating camouflaged programmable elements |
US6506981B1 (en) * | 2000-11-22 | 2003-01-14 | Janusz B. Liberkowski | Interconnect structure having fuse or anti-fuse links between profiled apertures |
US6528735B1 (en) * | 2001-09-07 | 2003-03-04 | International Business Machines Corporation | Substrate design of a chip using a generic substrate design |
US6541137B1 (en) * | 2000-07-31 | 2003-04-01 | Motorola, Inc. | Multi-layer conductor-dielectric oxide structure |
US6649931B2 (en) * | 2000-11-22 | 2003-11-18 | Hitachi, Ltd. | Semiconductor wafer, semiconductor chip, semiconductor device and method for manufacturing semiconductor device |
US6753482B1 (en) * | 2002-05-06 | 2004-06-22 | Micron Technology, Inc. | Semiconductor component with adjustment circuitry |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0369131A (en) | 1989-08-08 | 1991-03-25 | Fujitsu Ltd | Probe for semiconductor integrated circuit test use; manufacture of semiconductor device including test process using same probe |
JPH0550146A (en) | 1991-08-20 | 1993-03-02 | Showa Alum Corp | Method for stretching metallic long size material and strecher |
JPH07159485A (en) | 1993-12-06 | 1995-06-23 | Hitachi Ltd | Test board for semiconductor device |
JP2925964B2 (en) | 1994-04-21 | 1999-07-28 | 松下電器産業株式会社 | Semiconductor wafer container and method of inspecting semiconductor integrated circuit |
JPH0883825A (en) | 1994-09-09 | 1996-03-26 | Tokyo Electron Ltd | Probe equipment |
JP3137322B2 (en) | 1996-07-12 | 2001-02-19 | 富士通株式会社 | Semiconductor device manufacturing method, semiconductor device manufacturing mold, and semiconductor device |
JP4343286B2 (en) | 1998-07-10 | 2009-10-14 | シチズンホールディングス株式会社 | Manufacturing method of semiconductor device |
US6008553A (en) * | 1998-09-18 | 1999-12-28 | Ford Global Technologies, Inc. | Linear motor with negative pressure cooling circuit |
US6157584A (en) | 1999-05-20 | 2000-12-05 | Advanced Micro Devices, Inc. | Redundancy circuit and method for semiconductor memory |
-
2002
- 2002-05-06 US US10/140,340 patent/US6753482B1/en not_active Expired - Lifetime
-
2003
- 2003-03-31 US US10/403,741 patent/US7007375B2/en not_active Expired - Fee Related
- 2003-12-22 US US10/745,040 patent/US6914275B2/en not_active Expired - Lifetime
-
2005
- 2005-08-24 US US11/210,562 patent/US7257884B2/en not_active Expired - Lifetime
-
2007
- 2007-02-14 US US11/705,962 patent/US20070137029A1/en not_active Abandoned
Patent Citations (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5132878A (en) * | 1987-09-29 | 1992-07-21 | Microelectronics And Computer Technology Corporation | Customizable circuitry |
US5544069A (en) * | 1989-09-20 | 1996-08-06 | Aptix Corporation | Structure having different levels of programmable integrated circuits interconnected through bus lines for interconnecting electronic components |
US5973340A (en) * | 1990-10-15 | 1999-10-26 | Aptix Corporation | Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits |
US5200580A (en) * | 1991-08-26 | 1993-04-06 | E-Systems, Inc. | Configurable multi-chip module interconnect |
US5264729A (en) * | 1992-07-29 | 1993-11-23 | Lsi Logic Corporation | Semiconductor package having programmable interconnect |
US5345119A (en) * | 1992-09-16 | 1994-09-06 | At&T Bell Laboratories | Continuous-time filter tuning with a delay-locked-loop in mass storage systems or the like |
US5301143A (en) * | 1992-12-31 | 1994-04-05 | Micron Semiconductor, Inc. | Method for identifying a semiconductor die using an IC with programmable links |
US6222212B1 (en) * | 1994-01-27 | 2001-04-24 | Integrated Device Technology, Inc. | Semiconductor device having programmable interconnect layers |
US5914524A (en) * | 1994-05-15 | 1999-06-22 | Kabushiki Kaisha Toshiba | Semiconductor device |
US5937515A (en) * | 1995-04-25 | 1999-08-17 | Johnson; Morgan T. | Reconfigurable circuit fabrication method |
US5691209A (en) * | 1995-09-14 | 1997-11-25 | Liberkowski; Janusz B. | Lattice interconnect method and apparatus for manufacturing multi-chip modules |
US5920110A (en) * | 1995-09-26 | 1999-07-06 | Lsi Logic Corporation | Antifuse device for use on a field programmable interconnect chip |
US5982185A (en) * | 1996-07-01 | 1999-11-09 | Micron Technology, Inc. | Direct connect carrier for testing semiconductor dice and method of fabrication |
US5950070A (en) * | 1997-05-15 | 1999-09-07 | Kulicke & Soffa Investments | Method of forming a chip scale package, and a tool used in forming the chip scale package |
US6008533A (en) * | 1997-12-08 | 1999-12-28 | Micron Technology, Inc. | Controlling impedances of an integrated circuit |
US6351040B1 (en) * | 1998-01-22 | 2002-02-26 | Micron Technology, Inc. | Method and apparatus for implementing selected functionality on an integrated circuit device |
US6348400B1 (en) * | 1998-01-22 | 2002-02-19 | Micron Technology, Inc. | Method and apparatus for implementing selected functionality on an integrated circuit device |
US6333887B1 (en) * | 1998-02-27 | 2001-12-25 | Micron Technology, Inc. | Circuits and methods for selectively coupling redundant elements into an integrated circuit |
US6249014B1 (en) * | 1998-10-01 | 2001-06-19 | Ramtron International Corporation | Hydrogen barrier encapsulation techniques for the control of hydrogen induced degradation of ferroelectric capacitors in conjunction with multilevel metal processing for non-volatile integrated circuit memory devices |
US6277674B1 (en) * | 1998-10-02 | 2001-08-21 | Micron Technology, Inc. | Semiconductor fuses, methods of using the same, methods of making the same, and semiconductor devices containing the same |
US6229227B1 (en) * | 1998-12-28 | 2001-05-08 | Kawasaki Steel Corporation | Programmable-value on-chip passive components for integrated circuit (IC) chips, and systems utilizing same |
US6323534B1 (en) * | 1999-04-16 | 2001-11-27 | Micron Technology, Inc. | Fuse for use in a semiconductor device |
US20010031909A1 (en) * | 2000-03-31 | 2001-10-18 | Faltys Michael A. | High contact count, sub-miniature, fully implantable cochlear prosthesis |
US6425766B1 (en) * | 2000-06-09 | 2002-07-30 | Molex Incorporated | Impedance control in edge card connector systems |
US6541137B1 (en) * | 2000-07-31 | 2003-04-01 | Motorola, Inc. | Multi-layer conductor-dielectric oxide structure |
US6449170B1 (en) * | 2000-08-30 | 2002-09-10 | Advanced Micro Devices, Inc. | Integrated circuit package incorporating camouflaged programmable elements |
US6649931B2 (en) * | 2000-11-22 | 2003-11-18 | Hitachi, Ltd. | Semiconductor wafer, semiconductor chip, semiconductor device and method for manufacturing semiconductor device |
US6506981B1 (en) * | 2000-11-22 | 2003-01-14 | Janusz B. Liberkowski | Interconnect structure having fuse or anti-fuse links between profiled apertures |
US6537850B1 (en) * | 2001-03-16 | 2003-03-25 | Micron Technology, Inc. | Method for fabricating semiconductor components with terminal contacts having alternate electrical paths |
US6391681B1 (en) * | 2001-03-16 | 2002-05-21 | Micron Technology, Inc. | Semiconductor component having selected terminal contacts with multiple electrical paths |
US6392291B1 (en) * | 2001-03-16 | 2002-05-21 | Micron Technology, Inc. | Semiconductor component having selected terminal contacts with multiple electrical paths |
US6528735B1 (en) * | 2001-09-07 | 2003-03-04 | International Business Machines Corporation | Substrate design of a chip using a generic substrate design |
US6753482B1 (en) * | 2002-05-06 | 2004-06-22 | Micron Technology, Inc. | Semiconductor component with adjustment circuitry |
US6914275B2 (en) * | 2002-05-06 | 2005-07-05 | Micron Technology, Inc. | Semiconductor component with electrical characteristic adjustment circuitry |
US7007375B2 (en) * | 2002-05-06 | 2006-03-07 | Micron Technology, Inc. | Method for fabricating a semiconductor component |
US7257884B2 (en) * | 2002-05-06 | 2007-08-21 | Micron Technology, Inc. | Method for fabricating semiconductor component with adjustment circuitry for electrical characteristics or input/output configuration |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8901747B2 (en) | 2010-07-29 | 2014-12-02 | Mosys, Inc. | Semiconductor chip layout |
Also Published As
Publication number | Publication date |
---|---|
US6753482B1 (en) | 2004-06-22 |
US7007375B2 (en) | 2006-03-07 |
US20040135253A1 (en) | 2004-07-15 |
US20060006551A1 (en) | 2006-01-12 |
US6914275B2 (en) | 2005-07-05 |
US20030207501A1 (en) | 2003-11-06 |
US7257884B2 (en) | 2007-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7257884B2 (en) | Method for fabricating semiconductor component with adjustment circuitry for electrical characteristics or input/output configuration | |
US7253022B2 (en) | Method for fabricating semiconductor package with multi-layer metal bumps | |
US4975765A (en) | Highly integrated circuit and method for the production thereof | |
US6469370B1 (en) | Semiconductor device and method of production of the semiconductor device | |
KR100452819B1 (en) | Chip scale package and method of fabricating the same | |
US7041537B2 (en) | Method for fabricating semiconductor component with on board capacitor | |
US7180170B2 (en) | Lead-free integrated circuit package structure | |
US6582992B2 (en) | Stackable semiconductor package and wafer level fabrication method | |
JPH0220848Y2 (en) | ||
US6596560B1 (en) | Method of making wafer level packaging and chip structure | |
US20060145344A1 (en) | Semiconductor device | |
US20020070446A1 (en) | Semiconductor device and method for the production thereof | |
JP2008172267A (en) | Method of manufacturing integrated circuit package and integrated circuit package | |
EP0843357B1 (en) | Method of manufacturing a grid array semiconductor package | |
US7745260B2 (en) | Method of forming semiconductor package | |
GB2370414A (en) | Method of manufacturing integrated circuit package with cavity to expose lower conductive level | |
US6479306B1 (en) | Method for manufacturing semiconductor device | |
KR100199286B1 (en) | Chip-scale package having pcb formed with recess | |
WO1999026288A1 (en) | Semiconductor device and method for manufacturing the same | |
KR20020034217A (en) | Capacitor loading type chip scale package and semiconductor module using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |