US20080153220A1 - Method for fabricating semiconductor devices using strained silicon bearing material - Google Patents

Method for fabricating semiconductor devices using strained silicon bearing material Download PDF

Info

Publication number
US20080153220A1
US20080153220A1 US12/070,172 US7017208A US2008153220A1 US 20080153220 A1 US20080153220 A1 US 20080153220A1 US 7017208 A US7017208 A US 7017208A US 2008153220 A1 US2008153220 A1 US 2008153220A1
Authority
US
United States
Prior art keywords
film
mode
region
tensile
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/070,172
Inventor
Francois J. Henley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Silicon Genesis Corp
Original Assignee
Silicon Genesis Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Genesis Corp filed Critical Silicon Genesis Corp
Priority to US12/070,172 priority Critical patent/US20080153220A1/en
Publication of US20080153220A1 publication Critical patent/US20080153220A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain

Definitions

  • the present invention is directed to integrated circuits and their processing for the manufacture of semiconductor devices. More particularly, the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • transistor devices e.g., MOS transistors
  • Integrated circuits have evolved from a handful of interconnected devices fabricated on a single chip of silicon to millions of devices.
  • Conventional integrated circuits provide performance and complexity far beyond what was originally imagined.
  • the size of the smallest device feature also known as the device “geometry”, has become smaller with each generation of integrated circuits.
  • the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • the invention provides a method of manufacturing an integrated circuit on semiconductor substrates.
  • the method includes providing a semiconductor substrate characterized by a first lattice with a first structure and a first spacing.
  • the semiconductor substrate has an overlying film of material with a second lattice with a second structure and a second spacing.
  • the second spacing placing the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing.
  • the method includes processing the film of material to form a first region and a second region within the film of material. The first region and the second region are characterized by either the tensile or compressive mode.
  • both the first and second regions in their entirety are characterized by either the tensile or compressive mode.
  • the method includes processing the first region of the film of material while maintaining the second region characterized by either the tensile or the compressive mode to form an opposite characteristic from the second region.
  • the second region is characterized by either the compressive or the tensile mode that is kept intact and maintained.
  • the opposite characteristic is a tensile mode if the second region is in the compressive mode and the opposite characteristic is the compressive mode if the second region is in the tensile mode.
  • the invention provides a method of manufacturing an integrated circuit on semiconductor substrates.
  • the method includes providing a semiconductor substrate (e.g., silicon) characterized by a first lattice with a first structure and a first spacing.
  • the semiconductor substrate has an overlying film of material (e.g., epitaxial silicon, germanium, silicon) with a second lattice with a second structure and a second spacing.
  • the second spacing places the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing.
  • the strain may be uniaxial.
  • a uniaxial strain characteristic is defined as a strain characteristic predominantly over one spatial direction over the surface of the film of material.
  • a uniaxial tensile strain can be advantageously imparted along the ⁇ 110> orientation to achieve significant transistor performance improvements for both NMOS and PMOS devices. Due to this ⁇ 110> uniaxial stretching, a slight compressive strain will be imparted in the orthogonal ⁇ 1-10> direction due to crystal deformation and related to the Poisson Ratio (v) times the tensile stress.
  • the uniaxial strains could be tailored to specific applications by tailored different strains in the two axes, such as imparting a tensile strain in differing amounts to each of the crystal surface axes. Any combination of non-identical tensile and compressive strains along the crystal surface is defined as having a uniaxial strain characteristic.
  • the strain may be biaxial having equivalent strains in the two surface axes in other embodiments.
  • the method also includes processing a predetermined region in the film of material to cause the first tensile mode to change to a second tensile mode if the film of material is in the first tensile mode or cause the first compressive mode to change to a second compressive mode if the film of material is in the first compressive mode.
  • the second tensile mode provides a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first tensile mode.
  • the second compressive mode can provide a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first compressive mode.
  • the present technique provides an easy to use process that relies upon conventional technology.
  • the method may provide higher device yields in dies per wafer.
  • the method provides a process that is compatible with conventional process technology without substantial modifications to conventional equipment and processes.
  • the method provides for certain regions of silicon that are compressed other regions that are tensile and still other regions that are neither depending upon the embodiment.
  • one or more of these benefits may be achieved.
  • FIGS. 1 through 3 illustrate a method for forming integrated circuits according to an embodiment of the present invention
  • FIGS. 4 through 6 illustrate an alternative method for forming integrated circuits according to an embodiment of the present invention.
  • FIGS. 7-14 are examples of semiconductor substrates according to embodiments of the present invention.
  • the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • a method of manufacturing an integrated circuit on semiconductor substrates is briefly outlined below.
  • the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • a method of manufacturing an integrated circuit on semiconductor substrates is briefly outlined below.
  • a semiconductor substrate characterized by a first lattice with a first structure and a first spacing
  • the above sequence of steps provides a method according to an embodiment of the present invention. As shown, the method uses a combination of steps including a way of forming a region in tensile mode and another region in compressive mode for integrated circuits. Other alternatives can also be provided where steps are added, one or more steps are removed, or one or more steps are provided in a different sequence without departing from the scope of the claims herein. Further details of the present method can be found throughout the present specification and more particularly below.
  • FIGS. 1 through 3 illustrate a method for forming integrated circuits according to an embodiment of the present invention.
  • the method 100 includes providing a semiconductor substrate 101 characterized by a first lattice with a first structure and a first spacing.
  • the semiconductor substrate can include silicon and other materials.
  • the method includes forming an overlying film of material 105 with a second lattice with a second structure and a second spacing.
  • the layer of material is stressed silicon.
  • the second spacing placing the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing.
  • the film of material is often formed on a film 103 , which acts as an interface.
  • Such film may include epitaxial silicon-germanium, oxide, any combination of these, and other like materials. That is, the strained silicon may be on an insulator material, e.g., silicon on insulator.
  • the film of material can also be formed directly to the substrate without film 103 , which makes film 105 directly and electrically connected to semiconductor substrate 101 according to a specific embodiment.
  • the method includes processing the film of material to form a first region 200 and a second region 201 within the film of material.
  • the first region and the second region are characterized by either the tensile or compressive mode.
  • the first region and the second region can be separate well regions or other like structures, depending upon the embodiment.
  • the method includes processing the first region of the film of material while maintaining the second region characterized by either the tensile or the compressive mode to form an opposite characteristic from the second region, whereupon the opposite characteristic is a tensile mode if the second region is in the compressive mode and the opposite characteristic is the compressive mode if the second region is in the tensile mode.
  • regions 301 can be provided into etched source/drain regions.
  • channel region 303 can be either in a compressed or tensile mode.
  • Regions 301 can be formed by epitaxial deposition processes or the like. An merely an example, such a technique for epitaxial deposition can be found in U.S. Pat. No.
  • capping layers e.g., silicon nitride
  • source/drain epitaxial deposition that modify unstressed bulk silicon to enhance device mobility.
  • the characteristic of the channel region is opposite of the other regions.
  • Other ways of changing a characteristic of the first region can also be provided. Such ways include forming a capping layer overlying completed MOS transistor devices.
  • Capping layers include, among others, silicon nitride or other combination of such materials that cause a stained characteristic on the channel region.
  • the method also performs other steps, as desired.
  • a semiconductor substrate characterized by a first lattice with a first structure and a first spacing
  • the above sequence of steps provides a method according to an embodiment of the present invention. As shown, the method uses a combination of steps including a way of forming a region in tensile mode and another region in compressive mode for integrated circuits. Other alternatives can also be provided where steps are added, one or more steps are removed, or one or more steps are provided in a different sequence without departing from the scope of the claims herein. Further details of the present method can be found throughout the present specification and more particularly below.
  • FIGS. 4 through 6 illustrate a method for forming integrated circuits according to an embodiment of the present invention.
  • the method 400 includes providing a semiconductor substrate 401 characterized by a first lattice with a first structure and a first spacing.
  • the semiconductor substrate can include silicon and other materials.
  • the method includes forming an overlying film of material 405 with a second lattice with a second structure and a second spacing.
  • the film of material is strained silicon, strained germanium, or other types of materials.
  • the second spacing places the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing.
  • the strain may be uniaxial.
  • the strain may be biaxial in other embodiments.
  • the film of material is often formed on a film 403 , which acts as an interface.
  • Such interface film may include epitaxial silicon-germanium, oxide, any combination of these, and other like materials. That is, the strained silicon may be on an insulator material, e.g., silicon on insulator.
  • the present invention may also include a film of material with finished semiconductor devices.
  • the finished semiconductor device have been provided before a layer transfer process of such film onto a handle substrate.
  • the finished semiconductor device may include top metallization and passivation in a specific embodiment.
  • the strained layer may be from a layer transfer process or other process.
  • the strained layer may be free from electronic devices or include completed or partially completed electronic devices.
  • one of ordinary skill in the art would recognize other variations, modifications, and alternatives.
  • the method includes processing the film of material to form one or more predetermined regions 500 , 501 within the film of material.
  • the predetermined region(s) is processed to cause the first tensile mode to change to a second tensile mode if the film of material is in the first tensile mode.
  • the predetermined region(s) is processed to cause the first compressive mode to change to a second compressive mode if the film of material is in the first compressive mode.
  • the second tensile mode provides a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first tensile mode.
  • the second compressive mode can provide a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first compressive mode.
  • the predetermined region or regions can be separate well regions, channel regions, active regions, or other like structures, depending upon the embodiment.
  • a uniaxial tensile strain can be advantageously imparted along the ⁇ 110> orientation to achieve significant transistor performance improvements for both NMOS and PMOS devices according to an embodiment of the present invention.
  • PMOS devices a significant mobility enhancement can be realized through the fabrication of the PMOS device with the source/drain (channel current flow) transverse to this ⁇ 110> tensile stress direction according to an embodiment of the present invention.
  • NMOS devices all orientations will yield a mobility enhancement but the device may be best oriented with the source/drain (channel current flow) longitudinal to this ⁇ 110> tensile stress direction according to an embodiment of the present invention.
  • regions 601 can be provided into etched source/drain regions.
  • channel region 603 can be either in a compressed or tensile mode.
  • Regions 601 can be formed by epitaxial deposition processes or the like. The characteristic of the channel region can be in the second tensile mode or second compressive mode, while other regions of the film of material are in the first tensile mode or first compressive mode.
  • there can be a single predetermined region which comprises more than one specific regions. Alternatively, there can be multiple predetermined regions.
  • Other ways of changing a characteristic of the predetermined region can also be provided. Such ways include forming a capping layer overlying completed MOS transistor devices.
  • the MOS devices can form memories, application specific integrated circuits, microprocessors, and the like. Alternatively, other types of devices can also include strain characteristics.
  • Capping layers include, among others, silicon nitride or other combination of such materials that cause a strained characteristic on the channel region. The capping layers can provide tensile characteristics or possibly compressive characteristics to the underlying layers depending upon the type of capping layer and application. The capping layer can be blanket deposited and also patterned to provide certain desirable benefits. Depending upon the embodiment, the method also performs other steps, as desired.
  • FIGS. 7-14 are examples of semiconductor substrates according to embodiments of the present invention. These examples illustrate certain types of substrates that have been described herein. As will be noted, these are merely examples, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

Abstract

A method of manufacturing an integrated circuit on semiconductor substrates. The method includes providing a semiconductor substrate characterized by a first lattice with a first structure and a first spacing. The semiconductor substrate has an overlying film of material with a second lattice with a second structure and a second spacing. Preferably, the second spacing placing the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing. The method includes processing the film of material to form a first region and a second region within the film of material. The first region and the second region are characterized by either the tensile or compressive mode. Preferably, both the first and second regions in their entirety are characterized by either the tensile or compressive mode. The method includes processing the first region of the film of material while maintaining the second region characterized by either the tensile or the compressive mode to form an opposite characteristic from the second region. The opposite characteristic is a tensile mode if the second region is in the compressive mode and the opposite characteristic is the compressive mode if the second region is in the tensile mode.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims priority to U.S. Provisional Ser. Nos. 60/523,372 filed Nov. 18, 2003 and 60/579,723 filed Jun. 14, 2004, commonly assigned, and hereby incorporated by reference for all purposes.
    • BACKGROUND OF THE INVENTION
  • The present invention is directed to integrated circuits and their processing for the manufacture of semiconductor devices. More particularly, the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • Integrated circuits have evolved from a handful of interconnected devices fabricated on a single chip of silicon to millions of devices. Conventional integrated circuits provide performance and complexity far beyond what was originally imagined. In order to achieve improvements in complexity and circuit density (i.e., the number of devices capable of being packed onto a given chip area), the size of the smallest device feature, also known as the device “geometry”, has become smaller with each generation of integrated circuits.
  • Increasing circuit density has not only improved the complexity and performance of integrated circuits but has also provided lower cost parts to the consumer. An integrated circuit or chip fabrication facility can cost hundreds of millions, or even billions, of U.S. dollars. Each fabrication facility will have a certain throughput of wafers, and each wafer will have a certain number of integrated circuits on it. Therefore, by making the individual devices of an integrated circuit smaller, more devices may be fabricated on each wafer, thus increasing the output of the fabrication facility. Making devices smaller is very challenging, as each process used in integrated fabrication has a limit. That is to say, a given process typically only works down to a certain feature size, and then either the process or the device layout needs to be changed. Additionally, as devices require faster and faster designs, process limitations exist with certain conventional processes and materials.
  • An example of such a process is the manufacture of such devices on conventional bulk silicon. Conventional bulk silicon has been used for numerous years. As devices become smaller, however, conventional bulk silicon has limitations. These limitations include isolation problems between transistor device structures. Additionally, conventional bulk silicon has imperfections, which lead to limitations with device speed and reliability issues. These and other limitations will be described in further detail throughout the present specification and more particularly below.
  • From the above, it is seen that an improved technique for processing semiconductor devices is desired
    • BRIEF SUMMARY OF THE INVENTION
  • According to the present invention, techniques directed to integrated circuits and their processing for the manufacture of semiconductor devices are provided. More particularly, the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • In a specific embodiment, the invention provides a method of manufacturing an integrated circuit on semiconductor substrates. The method includes providing a semiconductor substrate characterized by a first lattice with a first structure and a first spacing. The semiconductor substrate has an overlying film of material with a second lattice with a second structure and a second spacing. Preferably, the second spacing placing the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing. The method includes processing the film of material to form a first region and a second region within the film of material. The first region and the second region are characterized by either the tensile or compressive mode. Preferably, both the first and second regions in their entirety are characterized by either the tensile or compressive mode. The method includes processing the first region of the film of material while maintaining the second region characterized by either the tensile or the compressive mode to form an opposite characteristic from the second region. Preferably, the second region is characterized by either the compressive or the tensile mode that is kept intact and maintained. The opposite characteristic is a tensile mode if the second region is in the compressive mode and the opposite characteristic is the compressive mode if the second region is in the tensile mode.
  • In an alternative specific embodiment, the invention provides a method of manufacturing an integrated circuit on semiconductor substrates. The method includes providing a semiconductor substrate (e.g., silicon) characterized by a first lattice with a first structure and a first spacing. The semiconductor substrate has an overlying film of material (e.g., epitaxial silicon, germanium, silicon) with a second lattice with a second structure and a second spacing. Preferably, the second spacing places the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing. In a specific embodiment, the strain may be uniaxial. Here, a uniaxial strain characteristic is defined as a strain characteristic predominantly over one spatial direction over the surface of the film of material. For example, an overlying film of material made of silicon with a (100) surface orientation, a uniaxial tensile strain can be advantageously imparted along the <110> orientation to achieve significant transistor performance improvements for both NMOS and PMOS devices. Due to this <110> uniaxial stretching, a slight compressive strain will be imparted in the orthogonal <1-10> direction due to crystal deformation and related to the Poisson Ratio (v) times the tensile stress. Of course, the uniaxial strains could be tailored to specific applications by tailored different strains in the two axes, such as imparting a tensile strain in differing amounts to each of the crystal surface axes. Any combination of non-identical tensile and compressive strains along the crystal surface is defined as having a uniaxial strain characteristic. Alternatively, the strain may be biaxial having equivalent strains in the two surface axes in other embodiments. The method also includes processing a predetermined region in the film of material to cause the first tensile mode to change to a second tensile mode if the film of material is in the first tensile mode or cause the first compressive mode to change to a second compressive mode if the film of material is in the first compressive mode. Preferably, the second tensile mode provides a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first tensile mode. The second compressive mode can provide a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first compressive mode.
  • Many benefits are achieved by way of the present invention over conventional techniques. For example, the present technique provides an easy to use process that relies upon conventional technology. In some embodiments, the method may provide higher device yields in dies per wafer. Additionally, the method provides a process that is compatible with conventional process technology without substantial modifications to conventional equipment and processes. Preferably, the method provides for certain regions of silicon that are compressed other regions that are tensile and still other regions that are neither depending upon the embodiment. Depending upon the embodiment, one or more of these benefits may be achieved. These and other benefits will be described in more throughout the present specification and more particularly below.
  • Various additional objects, features and advantages of the present invention can be more fully appreciated with reference to the detailed description and accompanying drawings that follow.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1 through 3 illustrate a method for forming integrated circuits according to an embodiment of the present invention;
  • FIGS. 4 through 6 illustrate an alternative method for forming integrated circuits according to an embodiment of the present invention; and
  • FIGS. 7-14 are examples of semiconductor substrates according to embodiments of the present invention.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • According to the present invention, techniques directed to integrated circuits and their processing for the manufacture of semiconductor devices are provided. More particularly, the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • A method of manufacturing an integrated circuit on semiconductor substrates is briefly outlined below.
  • According to the present invention, techniques directed to integrated circuits and their processing for the manufacture of semiconductor devices are provided. More particularly, the invention provides a method and structures for manufacturing transistor devices (e.g., MOS transistors) using strained silicon bearing materials. But it would be recognized that the invention has a much broader range of applicability.
  • A method of manufacturing an integrated circuit on semiconductor substrates is briefly outlined below.
  • 1. Provide a semiconductor substrate characterized by a first lattice with a first structure and a first spacing;
  • 2. Form an overlying film of material with a second lattice with a second structure and a second spacing, whereupon the second spacing placing the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing;
  • 3. Process the film of material to form a first region and a second region within the film of material, whereupon the first region and the second region are characterized by either the tensile or compressive mode;
  • 4. Process the first region of the film of material while maintaining the second region characterized by either the tensile or the compressive mode to form an opposite characteristic from the second region intact, whereupon the opposite characteristic is a tensile mode if the second region is in the compressive mode and the opposite characteristic is the compressive mode if the second region is in the tensile mode; and
  • 5. Perform other steps, as desired.
  • The above sequence of steps provides a method according to an embodiment of the present invention. As shown, the method uses a combination of steps including a way of forming a region in tensile mode and another region in compressive mode for integrated circuits. Other alternatives can also be provided where steps are added, one or more steps are removed, or one or more steps are provided in a different sequence without departing from the scope of the claims herein. Further details of the present method can be found throughout the present specification and more particularly below.
  • FIGS. 1 through 3 illustrate a method for forming integrated circuits according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. As shown, the method 100 includes providing a semiconductor substrate 101 characterized by a first lattice with a first structure and a first spacing. Here, the semiconductor substrate can include silicon and other materials. The method includes forming an overlying film of material 105 with a second lattice with a second structure and a second spacing. Preferably, the layer of material is stressed silicon. Here, the second spacing placing the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing. The film of material is often formed on a film 103, which acts as an interface. Such film may include epitaxial silicon-germanium, oxide, any combination of these, and other like materials. That is, the strained silicon may be on an insulator material, e.g., silicon on insulator. The film of material can also be formed directly to the substrate without film 103, which makes film 105 directly and electrically connected to semiconductor substrate 101 according to a specific embodiment.
  • Referring to FIG. 2, the method includes processing the film of material to form a first region 200 and a second region 201 within the film of material. The first region and the second region are characterized by either the tensile or compressive mode. Depending upon the embodiment, the first region and the second region can be separate well regions or other like structures, depending upon the embodiment.
  • The method includes processing the first region of the film of material while maintaining the second region characterized by either the tensile or the compressive mode to form an opposite characteristic from the second region, whereupon the opposite characteristic is a tensile mode if the second region is in the compressive mode and the opposite characteristic is the compressive mode if the second region is in the tensile mode. Referring to the diagram 300 of FIG. 3, regions 301 can be provided into etched source/drain regions. Depending upon the characteristic of regions 301, channel region 303 can be either in a compressed or tensile mode. Regions 301 can be formed by epitaxial deposition processes or the like. An merely an example, such a technique for epitaxial deposition can be found in U.S. Pat. No. 6,621,131, assigned to Intel Corporation, as well as others. Certain local stresses are modified via capping layers (e.g., silicon nitride) and source/drain epitaxial deposition that modify unstressed bulk silicon to enhance device mobility. The characteristic of the channel region is opposite of the other regions. Depending upon the embodiment, there can be a single second region, which comprises more than one specific regions. Alternatively, there can be multiple second regions and multiple first regions. Other ways of changing a characteristic of the first region can also be provided. Such ways include forming a capping layer overlying completed MOS transistor devices. Capping layers include, among others, silicon nitride or other combination of such materials that cause a stained characteristic on the channel region. Depending upon the embodiment, the method also performs other steps, as desired.
  • An alternative method of manufacturing an integrated circuit on semiconductor substrates is briefly outlined below.
  • 1. Provide a semiconductor substrate characterized by a first lattice with a first structure and a first spacing;
  • 2. Form an overlying film of material with a second lattice with a second structure and a second spacing, whereupon the second spacing placing the film of material in either a tensile or compressive uniaxial or biaxial mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing;
  • 3. Process a predetermined region in the film of material to cause the first tensile mode to increase to a second tensile mode if the film of material is in the first tensile mode or cause the first compressive mode to increase to a second compressive mode if the film of material is in the first compressive mode; and
  • 4. Perform other steps, as desired.
  • The above sequence of steps provides a method according to an embodiment of the present invention. As shown, the method uses a combination of steps including a way of forming a region in tensile mode and another region in compressive mode for integrated circuits. Other alternatives can also be provided where steps are added, one or more steps are removed, or one or more steps are provided in a different sequence without departing from the scope of the claims herein. Further details of the present method can be found throughout the present specification and more particularly below.
  • FIGS. 4 through 6 illustrate a method for forming integrated circuits according to an embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. As shown, the method 400 includes providing a semiconductor substrate 401 characterized by a first lattice with a first structure and a first spacing. Here, the semiconductor substrate can include silicon and other materials. The method includes forming an overlying film of material 405 with a second lattice with a second structure and a second spacing. Preferably, the film of material is strained silicon, strained germanium, or other types of materials. Here, the second spacing places the film of material in either a tensile or compressive mode across the entirety of the film of material relative to the semiconductor substrate with the first structure and the first spacing. In a specific embodiment, the strain may be uniaxial. Alternatively, the strain may be biaxial in other embodiments. The film of material is often formed on a film 403, which acts as an interface. Such interface film may include epitaxial silicon-germanium, oxide, any combination of these, and other like materials. That is, the strained silicon may be on an insulator material, e.g., silicon on insulator.
  • In a specific embodiment, the present invention may also include a film of material with finished semiconductor devices. The finished semiconductor device have been provided before a layer transfer process of such film onto a handle substrate. The finished semiconductor device may include top metallization and passivation in a specific embodiment. Depending upon the embodiment, the strained layer may be from a layer transfer process or other process. The strained layer may be free from electronic devices or include completed or partially completed electronic devices. Of course, one of ordinary skill in the art would recognize other variations, modifications, and alternatives.
  • Referring to FIG. 5, the method includes processing the film of material to form one or more predetermined regions 500, 501 within the film of material. The predetermined region(s) is processed to cause the first tensile mode to change to a second tensile mode if the film of material is in the first tensile mode. Alternatively, the predetermined region(s) is processed to cause the first compressive mode to change to a second compressive mode if the film of material is in the first compressive mode. Preferably, the second tensile mode provides a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first tensile mode. The second compressive mode can provide a greater strain characteristic (e.g., absolute value, real value) in the predetermined region than the first compressive mode. Depending upon the embodiment, the predetermined region or regions can be separate well regions, channel regions, active regions, or other like structures, depending upon the embodiment.
  • For example, for an overlying film of material made of silicon with a (100) surface crystal orientation, a uniaxial tensile strain can be advantageously imparted along the <110> orientation to achieve significant transistor performance improvements for both NMOS and PMOS devices according to an embodiment of the present invention. For the PMOS devices, a significant mobility enhancement can be realized through the fabrication of the PMOS device with the source/drain (channel current flow) transverse to this <110> tensile stress direction according to an embodiment of the present invention. For the NMOS devices, all orientations will yield a mobility enhancement but the device may be best oriented with the source/drain (channel current flow) longitudinal to this <110> tensile stress direction according to an embodiment of the present invention.
  • Referring to the diagram 600 of FIG. 6, regions 601 can be provided into etched source/drain regions. Depending upon the characteristic of regions 601, channel region 603 can be either in a compressed or tensile mode. Regions 601 can be formed by epitaxial deposition processes or the like. The characteristic of the channel region can be in the second tensile mode or second compressive mode, while other regions of the film of material are in the first tensile mode or first compressive mode. Depending upon the embodiment, there can be a single predetermined region, which comprises more than one specific regions. Alternatively, there can be multiple predetermined regions. Other ways of changing a characteristic of the predetermined region can also be provided. Such ways include forming a capping layer overlying completed MOS transistor devices. The MOS devices can form memories, application specific integrated circuits, microprocessors, and the like. Alternatively, other types of devices can also include strain characteristics. Capping layers include, among others, silicon nitride or other combination of such materials that cause a strained characteristic on the channel region. The capping layers can provide tensile characteristics or possibly compressive characteristics to the underlying layers depending upon the type of capping layer and application. The capping layer can be blanket deposited and also patterned to provide certain desirable benefits. Depending upon the embodiment, the method also performs other steps, as desired.
  • FIGS. 7-14 are examples of semiconductor substrates according to embodiments of the present invention. These examples illustrate certain types of substrates that have been described herein. As will be noted, these are merely examples, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.
  • Although the above has been described in terms of certain embodiments, there can be other variations, modifications, and alternatives. For example, the above has been described in terms of (100) surface orientation, it would be appreciated that other crystal orientations such as (110), (111), and possibly others can be used. Additionally, strain can be placed along any selected surface orientation depending upon the embodiment. Of course, one of ordinary skill in the art would recognize other variations, modifications, and alternatives.
  • It is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.

Claims (29)

1-14. (canceled)
15. A method of manufacturing an integrated circuit on semiconductor substrates, the method comprising:
providing a semiconductor substrate characterized by a first lattice with a first structure and a first spacing, the semiconductor substrate having an overlying film of material with a second lattice with a second structure and a second spacing, the second spacing placing the film of material in a first tensile mode and/or compressive mode along the film surface crystal axes across a portion of the film of material relative to the semiconductor substrate with the first structure and the first spacing; and
processing a predetermined region in the film of material to cause the first tensile mode to change to a second tensile mode if the film of material is in the first tensile mode or cause the first compressive mode to change to a second compressive mode if the film of material is in the first compressive mode.
16. The method of claim 15 wherein the second spacing places the film of material in the tensile mode.
17. The method of claim 15 wherein the second spacing places the film of material in the compressive mode.
18. The method of claim 15 wherein the processing of the predetermined region comprises:
forming a source recessed region and a drain recessed region with a channel region between the source recessed region and the drain recessed region within a vicinity of the predetermined region;
depositing an epitaxial material with a third structure and a third lattice constant, the third lattice constant being different from the second lattice constant; and doping the epitaxial material;
whereupon the epitaxial material causes the second tensile mode within the channel region in the predetermined region.
19. The method of claim 18 wherein the dopant is selected from germanium or carbon.
20. The method of claim 18 wherein the predetermined region comprises at least one N-type MOS type transistor.
21. The method of claim 15 wherein the predetermined region comprises a plurality of N-type MOS transistors.
22. The method of claim 15 wherein the film of material is strained silicon bearing material.
23. The method of claim 22 wherein the strained silicon bearing material is overlying an epitaxial silicon-germanium material, the epitaxial silicon-germanium material overlying the semiconductor substrate.
24. The method of claim 15 wherein the processing of the predetermined region comprises:
forming a capping layer overlying a channel region to cause stress therein, the channel region being coupled between a source region and a drain region of an MOS transistor;
whereupon the capping layer causes the predetermined region to be in the second compressive mode.
25. The method of claim 24 wherein the capping layer is provided by depositing a thickness of silicon nitride bearing material overlying the channel region.
26. The method of claim 15 wherein the first lattice structure is for a lattice structure for a silicon substrate and the second lattice structure is for a strained silicon material.
27. The method of claim 26 further comprising forming an insulating material overlying the semiconductor substrate, the insulating material being between the semiconductor substrate and the film of material.
28. The method of claim 26 wherein the film of material consisting of strained silicon bearing material is overlying an epitaxial silicon-germanium material.
29. The method of claim 15 wherein the first tensile and/or compressive mode is characterized by a uniaxial strain characteristic.
30. The method of claim 15 wherein the first tensile or compressive mode is characterized by a biaxial strain characteristic.
31. The method of claim 15 wherein the second compressive mode is characterized by a second strain value that has a higher absolute value than a first strain value of the first compressive mode.
32. The method of claim 15 wherein the second tensile mode is characterized by a second strain value that has a higher absolute value than a first strain value of the first tensile mode.
33. The method of claim 15 wherein the second compressive mode is characterized by a second strain value that has a higher real value than a first strain value of the first compressive mode.
34. The method of claim 15 wherein the second tensile mode is characterized by a second strain value that has a higher real value than a first strain value of the first tensile mode.
35. The method of claim 15 wherein the predetermined region is for a channel region of a transistor for a microprocessor device or a memory device or a logic device.
36. The method of claim 15 wherein the predetermined region is for a channel region having a channel length in a direction of a <110> crystal direction of the semiconductor substrate.
37. The method of claim 15 wherein the predetermined region is for a channel region having a channel length in an orthogonal direction of a <110> crystal direction of the semiconductor substrate.
38. The method of claim 15 wherein the predetermined region is for a channel region having a channel length in a <111> crystal direction of the semiconductor substrate.
39. The method of claim 15 wherein the predetermined region is for a channel region having a channel length in a <100> crystal direction of the semiconductor substrate.
40. A method of manufacturing an integrated circuit on semiconductor substrates, the method comprising:
providing a semiconductor substrate characterized by a first lattice with a first structure and a first spacing, the semiconductor substrate having an overlying film of material with a second lattice with a second structure and a second spacing, the second spacing placing the film of material in a strain mode characterized by a first tensile and/or compressive mode along a single film surface crystal axis across a portion of the film of material relative to the semiconductor substrate with the first structure and the first spacing; and
processing a predetermined region in the film of material to cause the first tensile and/or compressive mode to change to a second tensile and/or compressive mode.
41. The method of claim 40 wherein the portion of the film is an entirety of the film.
42. The method of claim 40 wherein the portion of the film is an entirety of a thickness of the film.
US12/070,172 2003-11-18 2008-02-15 Method for fabricating semiconductor devices using strained silicon bearing material Abandoned US20080153220A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/070,172 US20080153220A1 (en) 2003-11-18 2008-02-15 Method for fabricating semiconductor devices using strained silicon bearing material

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US52337203P 2003-11-18 2003-11-18
US57972304P 2004-06-14 2004-06-14
US10/992,596 US7354815B2 (en) 2003-11-18 2004-11-17 Method for fabricating semiconductor devices using strained silicon bearing material
US12/070,172 US20080153220A1 (en) 2003-11-18 2008-02-15 Method for fabricating semiconductor devices using strained silicon bearing material

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/992,596 Division US7354815B2 (en) 2003-11-18 2004-11-17 Method for fabricating semiconductor devices using strained silicon bearing material

Publications (1)

Publication Number Publication Date
US20080153220A1 true US20080153220A1 (en) 2008-06-26

Family

ID=34623179

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/992,596 Expired - Fee Related US7354815B2 (en) 2003-11-18 2004-11-17 Method for fabricating semiconductor devices using strained silicon bearing material
US12/070,172 Abandoned US20080153220A1 (en) 2003-11-18 2008-02-15 Method for fabricating semiconductor devices using strained silicon bearing material

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/992,596 Expired - Fee Related US7354815B2 (en) 2003-11-18 2004-11-17 Method for fabricating semiconductor devices using strained silicon bearing material

Country Status (2)

Country Link
US (2) US7354815B2 (en)
WO (1) WO2005050711A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120139007A1 (en) * 2009-07-08 2012-06-07 Kabushiki Kaisha Toshiba Semiconductor device and fabrication method thereof
US20130071980A1 (en) * 2010-02-11 2013-03-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method for fabricating a finfet device

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6146979A (en) * 1997-05-12 2000-11-14 Silicon Genesis Corporation Pressurized microbubble thin film separation process using a reusable substrate
US20070122997A1 (en) * 1998-02-19 2007-05-31 Silicon Genesis Corporation Controlled process and resulting device
US7068211B2 (en) * 2000-02-08 2006-06-27 Cambridge Consultants Limited Methods and apparatus for obtaining positional information
GB2409340B (en) 2002-10-04 2006-05-10 Silicon Genesis Corp Method for treating semiconductor material
US8187377B2 (en) * 2002-10-04 2012-05-29 Silicon Genesis Corporation Non-contact etch annealing of strained layers
US7354815B2 (en) * 2003-11-18 2008-04-08 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
US7462526B2 (en) * 2003-11-18 2008-12-09 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
US7161169B2 (en) 2004-01-07 2007-01-09 International Business Machines Corporation Enhancement of electron and hole mobilities in <110> Si under biaxial compressive strain
US7390724B2 (en) * 2004-04-12 2008-06-24 Silicon Genesis Corporation Method and system for lattice space engineering
US7094666B2 (en) * 2004-07-29 2006-08-22 Silicon Genesis Corporation Method and system for fabricating strained layers for the manufacture of integrated circuits
US7547609B2 (en) 2004-11-24 2009-06-16 Silicon Genesis Corporation Method and structure for implanting bonded substrates for electrical conductivity
US7262484B2 (en) * 2005-05-09 2007-08-28 International Business Machines Corporation Structure and method for performance improvement in vertical bipolar transistors
US7427554B2 (en) 2005-08-12 2008-09-23 Silicon Genesis Corporation Manufacturing strained silicon substrates using a backing material
US7544584B2 (en) * 2006-02-16 2009-06-09 Micron Technology, Inc. Localized compressive strained semiconductor
US8962447B2 (en) * 2006-08-03 2015-02-24 Micron Technology, Inc. Bonded strained semiconductor with a desired surface orientation and conductance direction
US8993410B2 (en) 2006-09-08 2015-03-31 Silicon Genesis Corporation Substrate cleaving under controlled stress conditions
US7811900B2 (en) * 2006-09-08 2010-10-12 Silicon Genesis Corporation Method and structure for fabricating solar cells using a thick layer transfer process
US9362439B2 (en) 2008-05-07 2016-06-07 Silicon Genesis Corporation Layer transfer of films utilizing controlled shear region
US8293619B2 (en) 2008-08-28 2012-10-23 Silicon Genesis Corporation Layer transfer of films utilizing controlled propagation
US8871619B2 (en) * 2008-06-11 2014-10-28 Intevac, Inc. Application specific implant system and method for use in solar cell fabrications
US8330126B2 (en) * 2008-08-25 2012-12-11 Silicon Genesis Corporation Race track configuration and method for wafering silicon solar substrates
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
EP2409331A4 (en) * 2009-03-20 2017-06-28 Intevac, Inc. Advanced high efficiency crystalline solar cell fabrication method
US8329557B2 (en) * 2009-05-13 2012-12-11 Silicon Genesis Corporation Techniques for forming thin films by implantation with reduced channeling
US8749053B2 (en) 2009-06-23 2014-06-10 Intevac, Inc. Plasma grid implant system for use in solar cell fabrications
EP2534674B1 (en) * 2010-02-09 2016-04-06 Intevac, Inc. An adjustable shadow mask assembly for use in solar cell fabrications
TWI506719B (en) 2011-11-08 2015-11-01 Intevac Inc Substrate processing system and method
WO2014100506A1 (en) 2012-12-19 2014-06-26 Intevac, Inc. Grid for plasma ion implant
US9006798B2 (en) * 2013-05-03 2015-04-14 Infineon Technologies Ag Semiconductor device including trench transistor cell array and manufacturing method
DE202016000166U1 (en) 2015-01-09 2016-06-02 Silicon Genesis Corporation Three-dimensional integrated circuit
US10573627B2 (en) 2015-01-09 2020-02-25 Silicon Genesis Corporation Three dimensional integrated circuit
US10049915B2 (en) 2015-01-09 2018-08-14 Silicon Genesis Corporation Three dimensional integrated circuit
US20180175008A1 (en) 2015-01-09 2018-06-21 Silicon Genesis Corporation Three dimensional integrated circuit
US11410984B1 (en) 2021-10-08 2022-08-09 Silicon Genesis Corporation Three dimensional integrated circuit with lateral connection layer

Citations (93)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3786359A (en) * 1969-03-28 1974-01-15 Alpha Ind Inc Ion accelerator and ion species selector
US3806380A (en) * 1971-03-05 1974-04-23 Hitachi Ltd Method for hardening treatment of aluminum or aluminum-base alloy
US3946334A (en) * 1973-11-14 1976-03-23 Nippon Electric Company, Limited Injection semiconductor laser device
US3957107A (en) * 1975-02-27 1976-05-18 The United States Of America As Represented By The Secretary Of The Air Force Thermal switch
US4006340A (en) * 1973-09-28 1977-02-01 Compagnie Industrielle Des Telecommunications Cit-Alcatel Device for the rapid depositing of oxides in thin layers which adhere well to plastic supports
US4074139A (en) * 1976-12-27 1978-02-14 Rca Corporation Apparatus and method for maskless ion implantation
US4244348A (en) * 1979-09-10 1981-01-13 Atlantic Richfield Company Process for cleaving crystalline materials
US4252837A (en) * 1976-03-23 1981-02-24 Warner-Lambert Company Blade shields
US4255208A (en) * 1979-05-25 1981-03-10 Ramot University Authority For Applied Research And Industrial Development Ltd. Method of producing monocrystalline semiconductor films utilizing an intermediate water dissolvable salt layer
US4368083A (en) * 1980-02-01 1983-01-11 Commissariat A L'energie Atomique Process for doping semiconductors
US4375125A (en) * 1980-03-07 1983-03-01 U.S. Philips Corporation Method of passivating pn-junction in a semiconductor device
US4495219A (en) * 1981-10-09 1985-01-22 Fujitsu Limited Process for producing dielectric layers for semiconductor devices
US4500563A (en) * 1982-12-15 1985-02-19 Pacific Western Systems, Inc. Independently variably controlled pulsed R.F. plasma chemical vapor processing
US4508056A (en) * 1982-06-24 1985-04-02 Commissariat A L'energie Atomique Target holder with mechanical scanning
US4567505A (en) * 1983-10-27 1986-01-28 The Board Of Trustees Of The Leland Stanford Junior University Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like
US4566403A (en) * 1985-01-30 1986-01-28 Sovonics Solar Systems Apparatus for microwave glow discharge deposition
US4568563A (en) * 1983-08-02 1986-02-04 Standard Telephones And Cables Optical fibre manufacture
US4585945A (en) * 1982-12-10 1986-04-29 Commissariat A L'energie Atomique Process and apparatus for implanting particles in a solid
US4645546A (en) * 1984-07-13 1987-02-24 Kabushiki Kaisha Toshiba Semiconductor substrate
US4717683A (en) * 1986-09-23 1988-01-05 Motorola Inc. CMOS process
US4727047A (en) * 1980-04-10 1988-02-23 Massachusetts Institute Of Technology Method of producing sheets of crystalline material
US4891329A (en) * 1988-11-29 1990-01-02 University Of North Carolina Method of forming a nonsilicon semiconductor on insulator structure
US4894709A (en) * 1988-03-09 1990-01-16 Massachusetts Institute Of Technology Forced-convection, liquid-cooled, microchannel heat sinks
US4906594A (en) * 1987-06-12 1990-03-06 Agency Of Industrial Science And Technology Surface smoothing method and method of forming SOI substrate using the surface smoothing method
US4982090A (en) * 1988-02-05 1991-01-01 Gesellschaft Fur Strahlen- Und Umweltforschung Mbh (Gsf) Method and apparatus for the quantitative, depth differential analysis of solid samples with the use of two ion beams
US4983251A (en) * 1985-06-20 1991-01-08 U.S. Philips Corporation Method of manufacturing semiconductor devices
US4996077A (en) * 1988-10-07 1991-02-26 Texas Instruments Incorporated Distributed ECR remote plasma processing and apparatus
US5082793A (en) * 1965-09-28 1992-01-21 Li Chou H Method for making solid state device utilizing ion implantation techniques
US5102821A (en) * 1990-12-20 1992-04-07 Texas Instruments Incorporated SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
US5196355A (en) * 1989-04-24 1993-03-23 Ibis Technology Corporation Simox materials through energy variation
US5198371A (en) * 1990-09-24 1993-03-30 Biota Corp. Method of making silicon material with enhanced surface mobility by hydrogen ion implantation
US5198071A (en) * 1991-11-25 1993-03-30 Applied Materials, Inc. Process for inhibiting slip and microcracking while forming epitaxial layer on semiconductor wafer
US5202095A (en) * 1988-12-27 1993-04-13 Matsushita Electric Industrial Co., Ltd. Microwave plasma processor
US5203960A (en) * 1989-03-09 1993-04-20 Applied Microwave Plasma Concepts, Inc. Method of operation of electron cyclotron resonance plasma source
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5277748A (en) * 1992-01-31 1994-01-11 Canon Kabushiki Kaisha Semiconductor device substrate and process for preparing the same
US5298441A (en) * 1991-06-03 1994-03-29 Motorola, Inc. Method of making high transconductance heterostructure field effect transistor
US5303574A (en) * 1991-02-12 1994-04-19 Hughes Aircraft Company Evaluation of the extent of wear of articles
US5304509A (en) * 1992-08-24 1994-04-19 Midwest Research Institute Back-side hydrogenation technique for defect passivation in silicon solar cells
US5404079A (en) * 1992-08-13 1995-04-04 Matsushita Electric Industrial Co., Ltd. Plasma generating apparatus
US5403434A (en) * 1994-01-06 1995-04-04 Texas Instruments Incorporated Low-temperature in-situ dry cleaning process for semiconductor wafer
US5405480A (en) * 1992-11-04 1995-04-11 Novellus Systems, Inc. Induction plasma source
US5409563A (en) * 1993-02-26 1995-04-25 Micron Technology, Inc. Method for etching high aspect ratio features
US5480842A (en) * 1994-04-11 1996-01-02 At&T Corp. Method for fabricating thin, strong, and flexible die for smart cards
US5487785A (en) * 1993-03-26 1996-01-30 Tokyo Electron Kabushiki Kaisha Plasma treatment apparatus
US5494835A (en) * 1993-12-23 1996-02-27 Commissariat A L'energie Atomique Process for the production of a relief structure on a semiconductor material support
US5504328A (en) * 1994-12-09 1996-04-02 Sematech, Inc. Endpoint detection utilizing ultraviolet mass spectrometry
US5506176A (en) * 1992-12-07 1996-04-09 Sony Corporation Method of making a semiconductor device having a process of hydrogen annealing
US5508207A (en) * 1992-06-29 1996-04-16 Sumitomo Sitix Corporation Method of annealing a semiconductor wafer in a hydrogen atmosphere to desorb surface contaminants
US5611855A (en) * 1995-01-31 1997-03-18 Seh America, Inc. Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth
US5705421A (en) * 1994-11-24 1998-01-06 Sony Corporation A SOI substrate fabricating method
US5710057A (en) * 1996-07-12 1998-01-20 Kenney; Donald M. SOI fabrication method
US5714395A (en) * 1995-09-13 1998-02-03 Commissariat A L'energie Atomique Process for the manufacture of thin films of semiconductor material
US5744852A (en) * 1995-05-17 1998-04-28 Harris Corporation Bonded wafer
US5863830A (en) * 1994-09-22 1999-01-26 Commissariat A L'energie Atomique Process for the production of a structure having a thin semiconductor film on a substrate
US5869387A (en) * 1992-01-30 1999-02-09 Canon Kabushiki Kaisha Process for producing semiconductor substrate by heating to flatten an unpolished surface
US5869405A (en) * 1996-01-03 1999-02-09 Micron Technology, Inc. In situ rapid thermal etch and rapid thermal oxidation
US5877070A (en) * 1997-05-31 1999-03-02 Max-Planck Society Method for the transfer of thin layers of monocrystalline material to a desirable substrate
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
US5897743A (en) * 1996-01-22 1999-04-27 Komatsu Electronic Metals Co., Ltd. Jig for peeling a bonded wafer
US6010579A (en) * 1997-05-12 2000-01-04 Silicon Genesis Corporation Reusable substrate for thin film separation
US6020252A (en) * 1996-05-15 2000-02-01 Commissariat A L'energie Atomique Method of producing a thin layer of semiconductor material
US6027988A (en) * 1997-05-28 2000-02-22 The Regents Of The University Of California Method of separating films from bulk substrates by plasma immersion ion implantation
US6033974A (en) * 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
US6171982B1 (en) * 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
US6171965B1 (en) * 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6184111B1 (en) * 1998-06-23 2001-02-06 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
US6190998B1 (en) * 1996-05-15 2001-02-20 Commissariat A L'energie Atomique Method for achieving a thin film of solid material and applications of this method
US6191007B1 (en) * 1997-04-28 2001-02-20 Denso Corporation Method for manufacturing a semiconductor substrate
US6204151B1 (en) * 1999-04-21 2001-03-20 Silicon Genesis Corporation Smoothing method for cleaved films made using thermal treatment
US6214701B1 (en) * 1997-12-26 2001-04-10 Sony Corporation Semiconductor substrate and thin film semiconductor device, method of manufacturing the same, and anodizing apparatus
US6335269B1 (en) * 1998-09-04 2002-01-01 Canon Kabushiki Kaisha Semiconductor substrate and method for producing the same
US6342436B1 (en) * 1998-01-04 2002-01-29 Sony Corporation Method of manufacturing semiconductor substrate and method of manufacturing solid-state image-pickup device
US6376806B2 (en) * 2000-05-09 2002-04-23 Woo Sik Yoo Flash anneal
US6503773B2 (en) * 2000-01-20 2003-01-07 Amberwave Systems Corporation Low threading dislocation density relaxed mismatched epilayers without high temperature growth
US20030012965A1 (en) * 2001-07-10 2003-01-16 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices utilizing the formation of a compliant substrate comprising an oxygen-doped compound semiconductor layer
US20030017661A1 (en) * 2001-07-23 2003-01-23 Motorola, Inc. Laser-assisted fabrication of semiconductor structures and devices formed by utilizing a compliant substrate
US20030020565A1 (en) * 2001-07-24 2003-01-30 Motorola, Inc. MEMS resonators and methods for manufacturing MEMS resonators
US6514836B2 (en) * 2001-06-04 2003-02-04 Rona Elizabeth Belford Methods of producing strained microelectronic and/or optical integrated and discrete devices
US6513564B2 (en) * 1999-08-10 2003-02-04 Silicon Genesis Corporation Nozzle for cleaving substrates
US20030024471A1 (en) * 2001-08-06 2003-02-06 Motorola, Inc. Fabrication of semiconductor structures and devices forms by utilizing laser assisted deposition
US20030034541A1 (en) * 2001-08-16 2003-02-20 Motorola, Inc. Structure and method for fabricating fault tolerant semiconductor structures with fault remediation utilizing the formation of a compliant substrate
US6534381B2 (en) * 1999-01-08 2003-03-18 Silicon Genesis Corporation Method for fabricating multi-layered substrates
US20030077885A1 (en) * 2000-05-30 2003-04-24 Bernard Aspar Embrittled substrate and method for making same
US6723661B2 (en) * 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US20050079692A1 (en) * 2003-10-10 2005-04-14 Applied Materials, Inc. Methods to fabricate MOSFET devices using selective deposition process
US20060001018A1 (en) * 2004-06-30 2006-01-05 Loren Chow III-V and II-VI compounds as template materials for growing germanium containing film on silicon
US20060014366A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US20060030122A1 (en) * 1996-08-27 2006-02-09 Seiko Epson Corporation Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device, and liquid crystal display device produced by the same
US20060038182A1 (en) * 2004-06-04 2006-02-23 The Board Of Trustees Of The University Stretchable semiconductor elements and stretchable electrical circuits
US7019339B2 (en) * 2001-04-17 2006-03-28 California Institute Of Technology Method of using a germanium layer transfer to Si for photovoltaic applications and heterostructure made thereby
US7354815B2 (en) * 2003-11-18 2008-04-08 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
US7662689B2 (en) * 2003-12-23 2010-02-16 Intel Corporation Strained transistor integration for CMOS

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950008863B1 (en) * 1992-04-13 1995-08-08 주식회사금성사 Semiconductor laser diode
KR970005168B1 (en) * 1993-01-26 1997-04-12 엘지전자 주식회사 Blue semiconductor laser diode
JPH10504142A (en) * 1995-06-16 1998-04-14 フィリップス エレクトロニクス ネムローゼ フェンノートシャップ Semiconductor diode laser and method of manufacturing the same
US5847419A (en) * 1996-09-17 1998-12-08 Kabushiki Kaisha Toshiba Si-SiGe semiconductor device and method of fabricating the same
US5823990A (en) * 1997-01-16 1998-10-20 Henley; Julian L. Ultrasonic liposuction handpiece
US6291313B1 (en) * 1997-05-12 2001-09-18 Silicon Genesis Corporation Method and device for controlled cleaving process
US20010007790A1 (en) * 1998-06-23 2001-07-12 Henley Francois J. Pre-semiconductor process implant and post-process film separation
US6690043B1 (en) * 1999-11-26 2004-02-10 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US20020090758A1 (en) * 2000-09-19 2002-07-11 Silicon Genesis Corporation Method and resulting device for manufacturing for double gated transistors
JP2002305352A (en) * 2001-04-05 2002-10-18 Fuji Photo Film Co Ltd Semiconductor laser element
JP2003069148A (en) * 2001-08-27 2003-03-07 Fuji Photo Film Co Ltd Semiconductor laser device
US6621131B2 (en) 2001-11-01 2003-09-16 Intel Corporation Semiconductor transistor having a stressed channel
JP2003152281A (en) * 2001-11-15 2003-05-23 Sharp Corp Semiconductor laser device and optical disk device using the same
GB2409340B (en) * 2002-10-04 2006-05-10 Silicon Genesis Corp Method for treating semiconductor material
US8187377B2 (en) * 2002-10-04 2012-05-29 Silicon Genesis Corporation Non-contact etch annealing of strained layers
US6982433B2 (en) * 2003-06-12 2006-01-03 Intel Corporation Gate-induced strain for MOS performance improvement
US7812340B2 (en) * 2003-06-13 2010-10-12 International Business Machines Corporation Strained-silicon-on-insulator single-and double-gate MOSFET and method for forming the same
JP4322255B2 (en) * 2003-08-05 2009-08-26 富士通マイクロエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP4509031B2 (en) * 2003-09-05 2010-07-21 サンケン電気株式会社 Nitride semiconductor device
US7303949B2 (en) * 2003-10-20 2007-12-04 International Business Machines Corporation High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture
US7462526B2 (en) * 2003-11-18 2008-12-09 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
JP4449467B2 (en) * 2004-01-28 2010-04-14 サンケン電気株式会社 Semiconductor device
US7390724B2 (en) * 2004-04-12 2008-06-24 Silicon Genesis Corporation Method and system for lattice space engineering
WO2005112129A1 (en) * 2004-05-13 2005-11-24 Fujitsu Limited Semiconductor device and process for fabricating same, and process for producing semiconductor substrate
US7094666B2 (en) * 2004-07-29 2006-08-22 Silicon Genesis Corporation Method and system for fabricating strained layers for the manufacture of integrated circuits
JP4369438B2 (en) * 2005-04-26 2009-11-18 シャープ株式会社 Field effect transistor
US7427554B2 (en) * 2005-08-12 2008-09-23 Silicon Genesis Corporation Manufacturing strained silicon substrates using a backing material

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5082793A (en) * 1965-09-28 1992-01-21 Li Chou H Method for making solid state device utilizing ion implantation techniques
US3786359A (en) * 1969-03-28 1974-01-15 Alpha Ind Inc Ion accelerator and ion species selector
US3806380A (en) * 1971-03-05 1974-04-23 Hitachi Ltd Method for hardening treatment of aluminum or aluminum-base alloy
US4006340A (en) * 1973-09-28 1977-02-01 Compagnie Industrielle Des Telecommunications Cit-Alcatel Device for the rapid depositing of oxides in thin layers which adhere well to plastic supports
US3946334A (en) * 1973-11-14 1976-03-23 Nippon Electric Company, Limited Injection semiconductor laser device
US3957107A (en) * 1975-02-27 1976-05-18 The United States Of America As Represented By The Secretary Of The Air Force Thermal switch
US4252837A (en) * 1976-03-23 1981-02-24 Warner-Lambert Company Blade shields
US4074139A (en) * 1976-12-27 1978-02-14 Rca Corporation Apparatus and method for maskless ion implantation
US4255208A (en) * 1979-05-25 1981-03-10 Ramot University Authority For Applied Research And Industrial Development Ltd. Method of producing monocrystalline semiconductor films utilizing an intermediate water dissolvable salt layer
US4244348A (en) * 1979-09-10 1981-01-13 Atlantic Richfield Company Process for cleaving crystalline materials
US4368083A (en) * 1980-02-01 1983-01-11 Commissariat A L'energie Atomique Process for doping semiconductors
US4375125A (en) * 1980-03-07 1983-03-01 U.S. Philips Corporation Method of passivating pn-junction in a semiconductor device
US4727047A (en) * 1980-04-10 1988-02-23 Massachusetts Institute Of Technology Method of producing sheets of crystalline material
US4495219A (en) * 1981-10-09 1985-01-22 Fujitsu Limited Process for producing dielectric layers for semiconductor devices
US4508056A (en) * 1982-06-24 1985-04-02 Commissariat A L'energie Atomique Target holder with mechanical scanning
US4585945A (en) * 1982-12-10 1986-04-29 Commissariat A L'energie Atomique Process and apparatus for implanting particles in a solid
US4500563A (en) * 1982-12-15 1985-02-19 Pacific Western Systems, Inc. Independently variably controlled pulsed R.F. plasma chemical vapor processing
US4568563A (en) * 1983-08-02 1986-02-04 Standard Telephones And Cables Optical fibre manufacture
US4567505A (en) * 1983-10-27 1986-01-28 The Board Of Trustees Of The Leland Stanford Junior University Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like
US4645546A (en) * 1984-07-13 1987-02-24 Kabushiki Kaisha Toshiba Semiconductor substrate
US4566403A (en) * 1985-01-30 1986-01-28 Sovonics Solar Systems Apparatus for microwave glow discharge deposition
US4983251A (en) * 1985-06-20 1991-01-08 U.S. Philips Corporation Method of manufacturing semiconductor devices
US4717683A (en) * 1986-09-23 1988-01-05 Motorola Inc. CMOS process
US4906594A (en) * 1987-06-12 1990-03-06 Agency Of Industrial Science And Technology Surface smoothing method and method of forming SOI substrate using the surface smoothing method
US4982090A (en) * 1988-02-05 1991-01-01 Gesellschaft Fur Strahlen- Und Umweltforschung Mbh (Gsf) Method and apparatus for the quantitative, depth differential analysis of solid samples with the use of two ion beams
US4894709A (en) * 1988-03-09 1990-01-16 Massachusetts Institute Of Technology Forced-convection, liquid-cooled, microchannel heat sinks
US4996077A (en) * 1988-10-07 1991-02-26 Texas Instruments Incorporated Distributed ECR remote plasma processing and apparatus
US4891329A (en) * 1988-11-29 1990-01-02 University Of North Carolina Method of forming a nonsilicon semiconductor on insulator structure
US5202095A (en) * 1988-12-27 1993-04-13 Matsushita Electric Industrial Co., Ltd. Microwave plasma processor
US5203960A (en) * 1989-03-09 1993-04-20 Applied Microwave Plasma Concepts, Inc. Method of operation of electron cyclotron resonance plasma source
US5196355A (en) * 1989-04-24 1993-03-23 Ibis Technology Corporation Simox materials through energy variation
US5198371A (en) * 1990-09-24 1993-03-30 Biota Corp. Method of making silicon material with enhanced surface mobility by hydrogen ion implantation
US5102821A (en) * 1990-12-20 1992-04-07 Texas Instruments Incorporated SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5303574A (en) * 1991-02-12 1994-04-19 Hughes Aircraft Company Evaluation of the extent of wear of articles
US5298441A (en) * 1991-06-03 1994-03-29 Motorola, Inc. Method of making high transconductance heterostructure field effect transistor
US5198071A (en) * 1991-11-25 1993-03-30 Applied Materials, Inc. Process for inhibiting slip and microcracking while forming epitaxial layer on semiconductor wafer
US5869387A (en) * 1992-01-30 1999-02-09 Canon Kabushiki Kaisha Process for producing semiconductor substrate by heating to flatten an unpolished surface
US5277748A (en) * 1992-01-31 1994-01-11 Canon Kabushiki Kaisha Semiconductor device substrate and process for preparing the same
US5508207A (en) * 1992-06-29 1996-04-16 Sumitomo Sitix Corporation Method of annealing a semiconductor wafer in a hydrogen atmosphere to desorb surface contaminants
US5404079A (en) * 1992-08-13 1995-04-04 Matsushita Electric Industrial Co., Ltd. Plasma generating apparatus
US5304509A (en) * 1992-08-24 1994-04-19 Midwest Research Institute Back-side hydrogenation technique for defect passivation in silicon solar cells
US5405480A (en) * 1992-11-04 1995-04-11 Novellus Systems, Inc. Induction plasma source
US5506176A (en) * 1992-12-07 1996-04-09 Sony Corporation Method of making a semiconductor device having a process of hydrogen annealing
US5409563A (en) * 1993-02-26 1995-04-25 Micron Technology, Inc. Method for etching high aspect ratio features
US5487785A (en) * 1993-03-26 1996-01-30 Tokyo Electron Kabushiki Kaisha Plasma treatment apparatus
US5494835A (en) * 1993-12-23 1996-02-27 Commissariat A L'energie Atomique Process for the production of a relief structure on a semiconductor material support
US5403434A (en) * 1994-01-06 1995-04-04 Texas Instruments Incorporated Low-temperature in-situ dry cleaning process for semiconductor wafer
US5480842A (en) * 1994-04-11 1996-01-02 At&T Corp. Method for fabricating thin, strong, and flexible die for smart cards
US5863830A (en) * 1994-09-22 1999-01-26 Commissariat A L'energie Atomique Process for the production of a structure having a thin semiconductor film on a substrate
US5705421A (en) * 1994-11-24 1998-01-06 Sony Corporation A SOI substrate fabricating method
US5504328A (en) * 1994-12-09 1996-04-02 Sematech, Inc. Endpoint detection utilizing ultraviolet mass spectrometry
US5611855A (en) * 1995-01-31 1997-03-18 Seh America, Inc. Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth
US5744852A (en) * 1995-05-17 1998-04-28 Harris Corporation Bonded wafer
US5714395A (en) * 1995-09-13 1998-02-03 Commissariat A L'energie Atomique Process for the manufacture of thin films of semiconductor material
US5869405A (en) * 1996-01-03 1999-02-09 Micron Technology, Inc. In situ rapid thermal etch and rapid thermal oxidation
US6194327B1 (en) * 1996-01-03 2001-02-27 Micron Technology, Inc. Rapid thermal etch and rapid thermal oxidation
US5897743A (en) * 1996-01-22 1999-04-27 Komatsu Electronic Metals Co., Ltd. Jig for peeling a bonded wafer
US6020252A (en) * 1996-05-15 2000-02-01 Commissariat A L'energie Atomique Method of producing a thin layer of semiconductor material
US6190998B1 (en) * 1996-05-15 2001-02-20 Commissariat A L'energie Atomique Method for achieving a thin film of solid material and applications of this method
US5710057A (en) * 1996-07-12 1998-01-20 Kenney; Donald M. SOI fabrication method
US20060030122A1 (en) * 1996-08-27 2006-02-09 Seiko Epson Corporation Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device, and liquid crystal display device produced by the same
US6191007B1 (en) * 1997-04-28 2001-02-20 Denso Corporation Method for manufacturing a semiconductor substrate
US6013563A (en) * 1997-05-12 2000-01-11 Silicon Genesis Corporation Controlled cleaning process
US6033974A (en) * 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
US6048411A (en) * 1997-05-12 2000-04-11 Silicon Genesis Corporation Silicon-on-silicon hybrid wafer assembly
US6013567A (en) * 1997-05-12 2000-01-11 Silicon Genesis Corporation Controlled cleavage process using pressurized fluid
US6010579A (en) * 1997-05-12 2000-01-04 Silicon Genesis Corporation Reusable substrate for thin film separation
US6027988A (en) * 1997-05-28 2000-02-22 The Regents Of The University Of California Method of separating films from bulk substrates by plasma immersion ion implantation
US5877070A (en) * 1997-05-31 1999-03-02 Max-Planck Society Method for the transfer of thin layers of monocrystalline material to a desirable substrate
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
US6171982B1 (en) * 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
US6214701B1 (en) * 1997-12-26 2001-04-10 Sony Corporation Semiconductor substrate and thin film semiconductor device, method of manufacturing the same, and anodizing apparatus
US6342436B1 (en) * 1998-01-04 2002-01-29 Sony Corporation Method of manufacturing semiconductor substrate and method of manufacturing solid-state image-pickup device
US6184111B1 (en) * 1998-06-23 2001-02-06 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
US6335269B1 (en) * 1998-09-04 2002-01-01 Canon Kabushiki Kaisha Semiconductor substrate and method for producing the same
US6534381B2 (en) * 1999-01-08 2003-03-18 Silicon Genesis Corporation Method for fabricating multi-layered substrates
US6171965B1 (en) * 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6204151B1 (en) * 1999-04-21 2001-03-20 Silicon Genesis Corporation Smoothing method for cleaved films made using thermal treatment
US6513564B2 (en) * 1999-08-10 2003-02-04 Silicon Genesis Corporation Nozzle for cleaving substrates
US6503773B2 (en) * 2000-01-20 2003-01-07 Amberwave Systems Corporation Low threading dislocation density relaxed mismatched epilayers without high temperature growth
US6376806B2 (en) * 2000-05-09 2002-04-23 Woo Sik Yoo Flash anneal
US20030077885A1 (en) * 2000-05-30 2003-04-24 Bernard Aspar Embrittled substrate and method for making same
US6723661B2 (en) * 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US7019339B2 (en) * 2001-04-17 2006-03-28 California Institute Of Technology Method of using a germanium layer transfer to Si for photovoltaic applications and heterostructure made thereby
US6514836B2 (en) * 2001-06-04 2003-02-04 Rona Elizabeth Belford Methods of producing strained microelectronic and/or optical integrated and discrete devices
US20030012965A1 (en) * 2001-07-10 2003-01-16 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices utilizing the formation of a compliant substrate comprising an oxygen-doped compound semiconductor layer
US20030017661A1 (en) * 2001-07-23 2003-01-23 Motorola, Inc. Laser-assisted fabrication of semiconductor structures and devices formed by utilizing a compliant substrate
US20030020565A1 (en) * 2001-07-24 2003-01-30 Motorola, Inc. MEMS resonators and methods for manufacturing MEMS resonators
US20030024471A1 (en) * 2001-08-06 2003-02-06 Motorola, Inc. Fabrication of semiconductor structures and devices forms by utilizing laser assisted deposition
US20030034541A1 (en) * 2001-08-16 2003-02-20 Motorola, Inc. Structure and method for fabricating fault tolerant semiconductor structures with fault remediation utilizing the formation of a compliant substrate
US20060014366A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US20050079692A1 (en) * 2003-10-10 2005-04-14 Applied Materials, Inc. Methods to fabricate MOSFET devices using selective deposition process
US20070082451A1 (en) * 2003-10-10 2007-04-12 Samoilov Arkadii V Methods to fabricate mosfet devices using a selective deposition process
US7354815B2 (en) * 2003-11-18 2008-04-08 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
US7662689B2 (en) * 2003-12-23 2010-02-16 Intel Corporation Strained transistor integration for CMOS
US20100044754A1 (en) * 2003-12-23 2010-02-25 Boyan Boyanov Strained transistor integration for cmos
US20060038182A1 (en) * 2004-06-04 2006-02-23 The Board Of Trustees Of The University Stretchable semiconductor elements and stretchable electrical circuits
US20060001018A1 (en) * 2004-06-30 2006-01-05 Loren Chow III-V and II-VI compounds as template materials for growing germanium containing film on silicon

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120139007A1 (en) * 2009-07-08 2012-06-07 Kabushiki Kaisha Toshiba Semiconductor device and fabrication method thereof
US8653560B2 (en) * 2009-07-08 2014-02-18 Kabushiki Kaisha Toshiba Semiconductor device and fabrication method thereof
US20130071980A1 (en) * 2010-02-11 2013-03-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method for fabricating a finfet device
US8652894B2 (en) * 2010-02-11 2014-02-18 Taiwan Semiconductor Manufacturing Company, Ltd. Method for fabricating a FinFET device

Also Published As

Publication number Publication date
WO2005050711A3 (en) 2006-10-05
US7354815B2 (en) 2008-04-08
US20050118754A1 (en) 2005-06-02
WO2005050711A2 (en) 2005-06-02

Similar Documents

Publication Publication Date Title
US7354815B2 (en) Method for fabricating semiconductor devices using strained silicon bearing material
US8143165B2 (en) Method for fabricating semiconductor devices using strained silicon bearing material
US8604524B2 (en) Transistor design and layout for performance improvement with strain
TW523818B (en) CMOS fabrication process utilizing special transistor orientation
US7442967B2 (en) Strained channel complementary field-effect transistors
US7312134B2 (en) Dual stressed SOI substrates
US8169025B2 (en) Strained CMOS device, circuit and method of fabrication
US7713806B2 (en) Structures and methods for manufacturing of dislocation free stressed channels in bulk silicon and SOI MOS devices by gate stress engineering with SiGe and/or Si:C
CN100570893C (en) Semiconductor element
US20050116360A1 (en) Complementary field-effect transistors and methods of manufacture
US20080157200A1 (en) Stress liner surrounded facetless embedded stressor mosfet
JP2003179157A (en) Mos semiconductor device
CN104241134A (en) Non-Planar Transistors with Replacement Fins and Methods of Forming the Same
US8933515B2 (en) Device structure, layout and fabrication method for uniaxially strained transistors
US7268362B2 (en) High performance transistors with SiGe strain
US20070045610A1 (en) Transistor device with strained germanium (Ge) layer by selectively growth and fabricating method thereof
US10644110B2 (en) Co-integration of elastic and plastic relaxation on the same wafer
US11848357B2 (en) Strained superlattice
US20090090974A1 (en) Dual stress liner structure having substantially planar interface between liners and related method
US20100052064A1 (en) Method for straining a semiconductor wafer and a wafer substrate unit used therein
US11837604B2 (en) Forming stacked nanosheet semiconductor devices with optimal crystalline orientations around devices
US11848384B2 (en) Semiconductor device with airgap spacer formation from backside of wafer
US20090206394A1 (en) Strained Channel PMOS Transistor and Corresponding Production Method
US9123772B2 (en) FinFET fabrication method

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION