US20090213652A1 - Programming method for non-volatile memory device - Google Patents
Programming method for non-volatile memory device Download PDFInfo
- Publication number
- US20090213652A1 US20090213652A1 US12/264,353 US26435308A US2009213652A1 US 20090213652 A1 US20090213652 A1 US 20090213652A1 US 26435308 A US26435308 A US 26435308A US 2009213652 A1 US2009213652 A1 US 2009213652A1
- Authority
- US
- United States
- Prior art keywords
- programming
- programming pulse
- programmed
- data bit
- verifying
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
Definitions
- the present invention relates to a method of programming a non-volatile memory device. More particularly, the invention relates to a method of programming a non-volatile memory device which requires less time for programming and is capable of reducing coupling effect due to a programming sequence and/or cell distribution.
- Non-volatile memory devices are electrically programmable and erasable and are able to retain stored data when supplied power is interrupted.
- Flash memory is one type of non-volatile memory and uses an electrical charge to store data.
- Each of the memory cells forming a flash memory device includes a control gate, a charge storage layer, and a cell transistor having a source and a drain. The flash memory device changes the data value stored by a memory cell by controlling the quantity of charge accumulated on the charge storage layer of the memory cell.
- the cell transistor of the flash memory device controls the quantity of charge stored on the charge storage layer using the so-called F-N tunneling phenomenon.
- An erase operation may be performed in relation to a cell transistor by applying a ground voltage to the control gate and by applying a voltage higher than a constituent power supply voltage to the semiconductor substrate (or bulk). Under these erase bias conditions, a strong electric field is formed between the charge storage layer and the semiconductor bulk due to a large difference in the electrical resistances of same. As a result, charge accumulated on the charge storage layer is discharged by F-N tunneling, and the critical voltage of the erased cell transistor decreases.
- a programming operation may be performed in relation to the cell transistor by applying a voltage higher than the power supply voltage to the control gate and applying a ground voltage to the drain, as well as the semiconductor bulk. Under these programming bias conditions, charge accumulates on the charge storage layer due to F-N tunneling, and the critical voltage of the cell transistor increases.
- a memory cell state in which charge is relatively absent from the charge storage layer and the corresponding critical voltage of the cell transistor is negative is conventionally referred to as an erased state.
- a memory cell state in which charge accumulates on the charge storage layer and the corresponding critical voltage of the cell transistor is greater than zero is referred to as a programmed state.
- Embodiments of the invention provide a programming method for a non-volatile device which is capable of reducing coupling effects commonly associated with a programming sequence and/or cell distribution.
- the invention provides a programming method for a multi-level cell non-volatile memory device.
- the method includes; applying a first programming pulse to a wordline of the non-volatile memory device, applying a second programming pulse to the wordline, wherein a voltage level of the second programming pulse is different from that of the first programming pulse, and applying bitline voltages to respective bitlines associated with the wordline, wherein the bitline voltages vary in accordance with a plurality of data bit values to be programmed to a plurality of memory cells associated with the word line and bitlines and in response to either the first programming pulse or the second programming pulse.
- the invention provides a method of programming a non-volatile memory device, the method comprising; performing a programming operation during which at least one programming pulse that varies in relation to a plurality of 1 st through M th data bit values to be programmed to a plurality of memory cells connected to a wordline is applied to the wordline, and thereafter performing a verifying operation, wherein execution timing of the verifying operation varies in relation to the plurality 1 st through M th data bit values.
- the invention provides a method of programming a non-volatile memory device, the method comprising; applying first through N th , where is a natural integer greater than 1, programming pulses to a word line, wherein respective voltage levels for the first through N th programming pulses are different, and applying bitline voltages to respective bitlines associated with the wordline, wherein the bitline voltages vary in accordance with a plurality of data bit values to be programmed to a plurality of memory cells associated with the word line and bitlines and in response to either the first programming pulse or the second programming pulse.
- FIG. 1A is a diagram showing an example of programming one bit of data to a non-volatile memory device using two voltage distributions
- FIG. 1B is a diagram showing an example of programming two bits of data to the non-volatile memory device of FIG. 1A ;
- FIG. 1C is a diagram showing another example of programming two bits of data to the non-volatile memory cell using four voltage distributions
- FIG. 2A is a diagram showing an example of programming one bit of data using two voltage distributions
- FIG. 2B is a diagram showing an example of programming two bits of data using four voltage distributions
- FIG. 2C is a diagram showing another example of programming two bits of data using four voltage distributions
- FIGS. 3A and 3B are diagrams showing that voltage distributions of memory cells already programmed are shifted due to capacitive couplings between adjacent wordlines or adjacent bitlines;
- FIGS. 4A through 5B respectively are circuit diagrams showing non-volatile memory devices in which memory cells connected to bitlines adjacent to each other are simultaneously programmed;
- FIGS. 6A through 6C are diagrams showing a coupling effect due to a programming sequence for a non-volatile memory device
- FIGS. 7A through 7C are diagrams showing a coupling effect due to a cell distribution in a non-volatile memory device
- FIG. 8 is a diagram showing a method of programming a non-volatile memory device that prevents the coupling effect due to a programming sequence according to an embodiment of the invention
- FIG. 9 is a graph of voltages applied to bitlines during the programming operation illustrated in FIG. 8 ;
- FIG. 10 is a diagram further illustrating the term “Vd” used in the embodiment of FIG. 9 ;
- FIGS. 11 through 13 are diagrams showing a method of programming a three bit multi-level cell non-volatile memory device that prevents the coupling effect due to a programming sequence according to an embodiment of the invention
- FIG. 14 is a diagram showing a plurality of programming operations simultaneously performed according to the method of FIG. 8 ;
- FIG. 15 is a diagram showing a method of programming a non-volatile memory device that prevents the coupling effect due to a cell distribution according to an embodiment of the invention
- FIG. 16 is a diagram showing a verifying voltage applied to a bitline during the method of FIG. 15 ;
- FIG. 17 is a data table version of voltage diagram shown in FIG. 16 ;
- FIG. 18 shows programmed states for a non-volatile memory device programmed according method embodiments of the invention.
- FIG. 1A is a diagram showing an example of programming one bit of data to a non-volatile memory cell using two voltage distributions.
- the critical voltage of a non-volatile memory cell is changed to be greater than 0V. That is, the critical voltage of the non-volatile memory cell is placed in a second voltage distribution (VTHD 2 ).
- the critical voltage of the non-volatile memory cell remains unchanged and less than 0V. This assumes that the non-volatile memory cell is initially in an erased state, or that the critical voltage of the non-volatile memory cell is in a first voltage distribution (VTHD 1 ).
- FIG. 1B is a diagram showing an example of programming two bits of data to the non-volatile memory cell using four voltage distributions.
- a first bit of data e.g., a least significant bit, LSB, of data
- a second bit of data e.g., a most significant bit, MSB, of data
- the non-volatile memory cell will initially be placed in the second voltage distribution (VTHD 2 ).
- the critical voltage of the non-volatile memory cell is changed to the third voltage distribution (VTHD 3 ). (See, operation 2 - 2 in FIG. 1B ). However, where the second bit of data to be programmed in ‘1’, the critical voltage of the non-volatile memory cell remains in the second voltage threshold distribution (VTHD 2 ).
- the non-volatile memory cell initially remains in the first voltage distribution (VTHD 1 ), assuming an initially erased state. Subsequently, where the value of a second bit of data to be programmed is also ‘0’, the critical voltage of the non-volatile memory cell is changed to the fourth voltage distribution (VTHD 4 ). (See, operation 2 - 1 in FIG. 1B ). However, where the second bit of data to be programmed in ‘1’, the critical voltage of the non-volatile memory cell remains in the first voltage threshold distribution (VTHD 1 ).
- FIG. 1C is a diagram showing another example of programming two bits of data to the non-volatile memory cell using four voltage distributions.
- the critical voltage of the non-volatile memory cell potentially changes between the first voltage distribution and the fourth voltage distribution or between the second voltage distribution and the third voltage distribution as when the second bit of data is programmed.
- the critical voltage of the non-volatile memory cell potentially changes between the first voltage distribution and the third voltage distribution (see, operation 3 - 1 ) or between the second voltage distribution and the fourth voltage distribution (see, operation 3 - 2 ) when the second bit of data is programmed.
- FIG. 2A shows a memory cell CELLA to be programmed in relation to surrounding memory cells in an array of memory cells of a non-volatile memory device defined by intersecting word lines (WL) and bit lines (BL). It is assumed that the memory cell CELLA is initially programmed to have a critical voltage in the first voltage distribution (VTHD 1 ), but may be programmed to have a critical voltage in any one of the second voltage distribution (VTHD 2 ), third voltage distribution (VTHD 3 ), or fourth voltage distribution (VTHD 4 ).
- VTHD 1 critical voltage in the first voltage distribution
- VTHD 2 third voltage distribution
- VTHD 4 fourth voltage distribution
- FIG. 2B further shows that a voltage distribution for the programmed memory cell CELLA may be shifted due to capacitive coupling (e.g., one or more of Cx, Cy, and Cxy) between adjacent wordlines and/or bitlines when neighbouring memory cells are programmed after memory cell CELLA has been programmed.
- capacitive coupling e.g., one or more of Cx, Cy, and Cxy
- the critical voltage of memory cell CELLA which is intended to be within the second voltage distribution (VTHD 2 ) may be undesirably altered (e.g., broadened beyond the defined range of the second voltage distribution VTHD 2 ).
- FIG. 2B specifically shows a case wherein the critical voltage of memory cell CELLA is intended to be in the second voltage distribution (VTHD 2 ), the voltage distribution broadening caused by capacitive coupling may occur when the critical voltage for memory cell CELLA is intended to be in the first voltage distribution (VTHD 1 ), the third voltage distribution (VTHD 3 ), or the fourth voltage distribution (VTHD 4 ). In any one of these cases, a voltage distribution for the programmed memory cell CELLA may become shifted.
- FIG. 2B specifically shows a case wherein the critical voltage of memory cell CELLA is intended to be in the second voltage distribution (VTHD 2 ), the voltage distribution broadening caused by capacitive coupling may occur when the critical voltage for memory cell CELLA is intended to be in the first voltage distribution (VTHD 1 ), the third voltage distribution (VTHD 3 ), or the fourth voltage distribution (VTHD 4 ). In any one of these cases, a voltage distribution for the programmed memory cell CELLA may become shifted.
- FIG. 2B specifically shows a
- FIG. 2B shows an example of voltage distribution shifting for memory cell CELLA under the influence of neighbouring cell programming from a first voltage distribution (VTHD 1 1 ) to a third critical voltage distribution (VTHD 3 ), such voltage distribution shifting may occur in relation to other programming operations applied to one or more of the neighbouring cells.
- VTHD 1 1 first voltage distribution
- VTHD 3 third critical voltage distribution
- FIG. 3A is a circuit diagram showing a portion of a memory cell array in a non-volatile memory device in which memory cells connected to odd bitlines and memory cells connected to even bitlines are programmed separately. That is, memory cells connected to a first bitline and a third bitline and memory cells connected to a second bitline and a fourth bitline are programmed separately. Numbers 1 through 13 shown in FIG. 3A indicate an exemplary programming sequence.
- a programming voltage for programming the memory cells connected to the odd bitlines may change critical voltages of the memory cells connected to the even bitlines due to capacitive couplings between bitlines.
- the upper diagram shown in FIG. 3B shows a voltage distribution for memory cells connected to the even bitlines being shifted from a defined second voltage distribution (VTHD 2 ) to an errant voltage distribution (VTHDX) due to the programming of the memory cells connected to the odd bitlines which occurs after the first bit of data has been programmed to the memory cells connected to the even bitlines.
- the lower diagram shown in FIG. 3B shows the possible ill-effects of subsequent voltage distribution transitions from or to the errant voltage distribution (VTHDX).
- FIGS. 4A through 5B are respective circuit diagrams showing non-volatile memory devices in which memory cells connected to bitlines adjacent to each other are programmed simultaneously.
- FIGS. 4A through 5B are able to prevent undesired changes in voltage distributions due to capacitive couplings Cx, Cy, and Cxy by programming memory cells connected to the adjacent bitlines simultaneously.
- partial memory cell array shown in FIG. 4A includes memory cells connected to a single wordline that are programmed simultaneously.
- FIG. 4B is a circuit diagram further showing a portion of the memory cell array of FIG. 4A .
- Number 0 through 6 shown in FIG. 4B indicate an exemplary programming sequence. Referring to these numbers, after a first plurality of memory cells (memory cells marked with number 0 ) connected to a first wordline (WL ⁇ n>) are programmed simultaneously, a second plurality of memory cells (memory cells marked with number 1 ) connected to a second wordline (WL ⁇ n+1>) are programmed simultaneously, etc.
- FIG. 5A is a circuit diagram showing a portion of the memory cell array of FIG. 5A .
- Numbers 0 through 12 shown in FIG. 5B indicate another exemplary programming sequence. Referring to the numbers, after a first plurality of memory cells (memory cells marked with number 0 ) included in even page groups and connected to a first wordline (WL ⁇ n>) are programmed, a second plurality of memory cells (memory cells marked with number 1 ) included in odd page groups and connected to the first wordline (WL ⁇ n>) are programmed, etc.
- sensing noise may occur due to capacitive coupling between adjacent bitlines.
- the bitlines are divided into odd bitlines (e.g., BLo 1 and Blo 2 ) and even bitlines (e.g., Ble 1 and Ble 2 ) and the read operation or verify operation may be performed separately for odd bitlines and even bitlines.
- capacitive coupling may still occur in the method due to the programming sequence and/or cell distribution of a non-volatile memory device as described in some additional details below.
- FIGS. 6A through 6C are diagrams further illustrating capacitive coupling effects that may arise due to a programming sequence for memory cells within a non-volatile memory device.
- the non-volatile memory device is assumed to be a multi-level flash memory device having multi-bit memory cells (i.e., two-bit) capable of storing data bit values of: 11, 01, 00, and 10 in relation to corresponding voltage distributions.
- a first voltage distribution associated with an initial erase state i.e., data value 11
- a second voltage distribution associated with the data value 01 may transition to a second voltage distribution associated with the data value 01
- a reference critical voltage distribution ‘x0’ may then be shifted to the third voltage distribution associated with the data value 00 or the fourth voltage distribution associated with the data value 10 .
- a first programming operation P 1 is performed in relation to a memory cell of the non-volatile memory device, such that the first voltage distribution 11 transitions to the second voltage distribution 01.
- a second programming operation P 2 is performed, such that the voltage distribution x 0 is shifted to either the third critical voltage distribution 00, or a third programming operation P 3 is performed, such that the voltage distribution x 0 is shifted to the fourth voltage distribution 10.
- a programming sequence varies in accordance with the data value to be programmed.
- each one of the first through third programming operations may be implemented as an incremental step pulse programming (ISPP) operation applied to a corresponding wordline in the non-volatile memory device.
- ISPP incremental step pulse programming
- FIG. 6C when the third programming operation P 3 is performed on an adjacent memory cell after the first programming operation P 1 is performed, the second voltage distribution 01 may be shifted by a value ⁇ Vth.
- the non-volatile memory cell has an errant voltage distribution (Err).
- the first programming operation P 1 is accomplished at a time t 1 in the graph of FIG. 6C
- the non-volatile memory cell may have a voltage distribution different from the expected voltage distribution due to a capacitive coupling effects because the third programming operation P 3 is subsequently performed on adjacent memory cells at time t 2 .
- FIGS. 7A through 7C are diagrams further showing capacitive coupling effects due to cell distribution in a non-volatile memory device.
- a non-volatile memory device may form a voltage distribution ‘b’ by shifting a voltage distribution ‘a’, as suggested by the non-volatile memory device described in relation to FIG. 6A .
- memory cells may either be fast programmed or slow programmed according to the cell distribution of the non-volatile memory device. Therefore, when memory cells having the voltage distribution ‘a’ are programmed to have the voltage distribution ‘b’, programming time—which is the time required to obtain the desired threshold voltage corresponding to an intended data state—will vary according to the programming characteristics of the memory cells, as shown in FIG. 7B .
- FIG. 8 is a diagram showing a method of programming a non-volatile memory device that is capable of preventing capacitive coupling effects due to a programming sequence according to an embodiment of the invention.
- the method of programming a non-volatile memory device applies a first programming pulse (PPLS 1 ) to a corresponding wordline of the non-volatile memory device and applies a second programming pulse (PPLS 2 ), which has a voltage level different from that of the first programming pulse (PPLS 1 ), to the wordline.
- PPLS 1 first programming pulse
- PPLS 2 second programming pulse
- the non-volatile memory device of FIG. 8 may be a multi-level cell flash memory device.
- a description specifically regarding to a 2 -bit multi-level cell flash memory device will be given hereinafter.
- a detailed description regarding to multi-level cell flash memory devices having three or more bits will be described thereafter.
- the method may be applied to a single-level cell memory device.
- either the first programming pulse (PPLS 1 ) or the second programming pulse (PPLS 2 ) is a programming pulse corresponding to a plurality of bit values.
- the first programming pulse (PPLS 1 ) may be a programming pulse corresponding to the second bit value 01 shown in FIG. 6A
- the second programming pulse (PPLS 2 ) may be a programming pulse corresponding to the fourth and third bit values 10 and 00 shown in FIG. 6A .
- the second programming operation P 2 and the third programming operation P 3 respectively corresponding to the fourth and third bit values 10 and 00, may be performed simultaneously by applying the second programming pulse (PPLS 2 ) of FIG. 8 .
- a plurality of voltages applied to each of the bitlines may be different from each other according to the corresponding bit values for the second programming pulse (PPLS 2 ), such so as to perform programming operations for a plurality of bit values simultaneously according to the illustrated embodiment.
- FIG. 9 is a graph of voltages applied to bitlines during the programming operation of FIG. 8 .
- the voltages that are different from each other according to bit values to be programmed to memory cells may be applied to each of the bitlines connected to wordlines to which a programming pulse regarding to a plurality of states is applied.
- bitline voltages for the fourth and third bit values 10 and 00 may be different from each other. Specifically, as shown in FIG. 8 , as shown in FIG.
- the bitline voltage when the bit value to be programmed to the memory cells is 10 may have a value Vd, wherein Vd is a voltage difference between a median value of a voltage distribution in the case where a bit value of 10 is to be programmed (e.g., a third data state) and a median value of a voltage distribution in the case where a bit value of 00 is to be programmed (e.g., a fourth data state).
- the median value of the voltage distribution for the third data state is 2.4V
- the median value of the voltage distribution for the fourth data state is programmed is 3.8V.
- the voltage difference Vd is 1.4V.
- bitlines do not receive the second programming pulse (PPLS 2 ), and an inhibit voltage Vdd may be applied to the bitlines not programmed by the second programming pulse (PPLS 2 ) the corresponding bitlines so as to deactivate the bitlines.
- an inhibit voltage Vdd may be applied to the bitlines not programmed by the second programming pulse (PPLS 2 ) the corresponding bitlines so as to deactivate the bitlines.
- the bitlines may be deactivated by applying the inhibit voltage Vdd to the bitlines when the bit values to be programmed are 01 and 00.
- the first programming pulse (PPLS 1 ) and the second programming pulse (PPLS 2 ) may be successively applied.
- a time interval between an application of the first programming pulse (PPLS 1 ) and an application of the second programming pulse (PPLS 2 ) may be small enough not to cause the coupling effect due to the programming sequence as shown in FIGS. 6A through 6C .
- FIGS. 8 through 10 show that an exemplary method of programming a non-volatile memory device according to an embodiment of the invention includes two programming pulses and one of the programming pulses performs programming operations corresponding to two bit values simultaneously
- the present invention is not limited thereto.
- the voltage difference Vd related to cases in which the bit values to be programmed to a multi-level cell flash memory device i.e. 00, 01, 10, and 11
- the bitline voltages are set differently for each of the bit values within a range between 0V and Vdd.
- the present invention subsumes embodiments capable of programming with a single programming pulse.
- FIGS. 8 through 10 show a method programming two bits to a multi-level cell flash memory device
- the present invention is not limited thereto. In other words, the method of the present invention may be applied to multi-level cell flash memory devices having three or more bits.
- FIGS. 11 through 13 are diagrams showing a method of programming three bits to a multi-level cell non-volatile memory device which is capable of preventing the capacitive coupling effects due to programming sequence according to another embodiment of the invention.
- the method of programming the three bits multi-level flash memory device may program eight memory cell states associated with the three bits of data to a multi-level flash memory device in response to three program pulses such that the resistances of the programmed memory cells change.
- critical voltage distributions for the programmed memory cells are shown in FIG. 13 , numbered from P 0 through P 7 .
- a first programming pulse (PPLS 1 ) is applied to a corresponding wordline of the non-volatile memory device
- the first through third programming pulse (PPLS 1 through PPLS 3 ) can be activated successively.
- the first programming operation P 1 may be performed in response to the first programming pulse (PPLS 1 )
- the second programming operation P 2 may be performed in response to the second programming pulse (PPLS 2 )
- the third programming operation P 3 may be performed in response to the third programming pulse (PPLS 3 ).
- programming operations simultaneously performed by a single programming pulse can program differently by applying different bitline voltages.
- bitline voltages different from each other such as 0V, V1, and V2 may be applied to bitlines connected to memory cells corresponding to each of the second and fourth programming operations P 2 and P 4 .
- the inhibit voltage Vdd may be applied to bitlines of memory cells corresponding to second through seventh programming operations P 2 through P 7 deactivated at a section in which the first programming pulse (PPLS 1 ) is activated.
- the inhibit voltage Vdd may be applied to bitlines of memory cells corresponding to the first programming operation P 1 and the fifth through seventh programming operation P 5 through P 7 which are not activated by the second programming pulse (PPLS 2 ).
- the inhibit voltage Vdd may be applied to bitlines of memory cells corresponding to first through fourth programming operations P 1 through P 4 which are deactivated in a section in which the third programming pulse (PPLS 3 ) is activated.
- a verifying operation verifying whether the programming operations are accurately performed by the first programming pulse (PPLS 1 ) and the second programming pulse (PPLS 2 ) may be performed.
- the verifying operations regarding to different bit values can be separately performed whereas the programming operations regarding to different bit values are performed simultaneously by the first programming pulse (PPLS 1 ) and the second programming pulse (PPLS 2 ), in the methods of programming according to embodiments of the present invention.
- FIG. 8 shows a method of programming according to an embodiment of the present invention, in which three verification pulses VPLS, which indicate verifying operations regarding to the bit values 01, 11, and 10 shown in FIG. 6A , are activated between successive applications of the pair of the first programming pulse (PPLS 1 ) and the second programming pulse (PPLS 2 ).
- ISPP incremental step pulse programming
- verifying voltages applied to bitlines corresponding to bit values can have different magnitudes.
- the present invention is not limited thereto, and a plurality of bit values can be verified in a single verifying operation.
- the first through third programming operations P 1 through P 3 regarding to a plurality of bit values are completed simultaneously or substantially simultaneously as shown in FIG. 14 .
- any capacitive coupling effect influencing the programmed memory cells may be prevented, as shown in FIG. 6C .
- FIG. 15 is a diagram showing a method of programming a non-volatile memory device according to an embodiment of the invention which his capable of preventing the capacitive coupling effects due to a cell distribution.
- the method of programming the non-volatile memory device applies a programming pulse regarding to a plurality of bit values 00, 01, and 10, but a verification time of the programmed bit values are different from each other.
- the verification time for each of the programmed bit values may involve applying a different number of verifying voltages to corresponding bitlines of the non-volatile memory device.
- voltages applied to the corresponding bitlines by the method of programming shown in FIG. 15 may be different each time of application. For example, FIG.
- FIG. 15 shows that a verification regarding to the bit value 01 is performed by three different voltages Vvrf- 1 through Vvrf- 3 , a verification regarding to the bit value 00 is performed by two different voltages Vvrf- 1 and Vvrf- 2 , and a verification regarding to the bit value 10 is performed by a voltage Vvrf- 1 .
- FIG. 17 shows the magnitudes of bitline voltages by comparing the magnitudes of the threshold voltages Vth and the verifying voltages Vvrf- 1 through Vvrf- 3 of a memory cell, regarding to the bit values.
- FIGS. 15 through 17 are referred to describe the methods in a two bits multi-level cell flash memory device, the present invention is not limited thereto. Accordingly, the capacitive coupling effects due to a cell distribution may be reduced by having verification times that differ according to bit values, in a method of programming according to an embodiment of the invention.
- FIG. 18 shows programmed states for a non-volatile memory device programmed according to a method embodiment of the present invention.
- programming operations P 1 through P 3 and/or programming operation according to cell distributions FC, TC, and SC are respectively accomplished at time points t 1 though t 3 , that is, almost simultaneously. Therefore, a random change of a critical voltage distribution due to the capacitive coupling effects due to programming sequence and/or cell distribution shown in FIGS. 6C and 7C may be prevented.
Abstract
Provided is a method of programming a non-volatile memory device. The method includes applying a first programming pulse to a corresponding wordline of the non-volatile memory device, applying a second programming pulse to the wordline, wherein a voltage of the second programming pulse is different from that of the first programming pulse, and applying voltages to each bitline connected to the wordline, the voltages applied to each of the bitlines are different from each other according to a plurality of bit values to be programmed to corresponding memory cells in response to the first programming pulse or the second programming pulse.
Description
- This application claims the benefit of Korean Patent Application No. 10-2008-0017409 filed on Feb. 26, 2008, the subject matter of which is hereby incorporated entirety by reference.
- The present invention relates to a method of programming a non-volatile memory device. More particularly, the invention relates to a method of programming a non-volatile memory device which requires less time for programming and is capable of reducing coupling effect due to a programming sequence and/or cell distribution.
- Non-volatile memory devices are electrically programmable and erasable and are able to retain stored data when supplied power is interrupted. Flash memory is one type of non-volatile memory and uses an electrical charge to store data. Each of the memory cells forming a flash memory device includes a control gate, a charge storage layer, and a cell transistor having a source and a drain. The flash memory device changes the data value stored by a memory cell by controlling the quantity of charge accumulated on the charge storage layer of the memory cell.
- The cell transistor of the flash memory device controls the quantity of charge stored on the charge storage layer using the so-called F-N tunneling phenomenon. An erase operation may be performed in relation to a cell transistor by applying a ground voltage to the control gate and by applying a voltage higher than a constituent power supply voltage to the semiconductor substrate (or bulk). Under these erase bias conditions, a strong electric field is formed between the charge storage layer and the semiconductor bulk due to a large difference in the electrical resistances of same. As a result, charge accumulated on the charge storage layer is discharged by F-N tunneling, and the critical voltage of the erased cell transistor decreases.
- A programming operation may be performed in relation to the cell transistor by applying a voltage higher than the power supply voltage to the control gate and applying a ground voltage to the drain, as well as the semiconductor bulk. Under these programming bias conditions, charge accumulates on the charge storage layer due to F-N tunneling, and the critical voltage of the cell transistor increases.
- Hence, a memory cell state in which charge is relatively absent from the charge storage layer and the corresponding critical voltage of the cell transistor is negative is conventionally referred to as an erased state. Further, a memory cell state in which charge accumulates on the charge storage layer and the corresponding critical voltage of the cell transistor is greater than zero is referred to as a programmed state.
- Embodiments of the invention provide a programming method for a non-volatile device which is capable of reducing coupling effects commonly associated with a programming sequence and/or cell distribution.
- In one embodiment, the invention provides a programming method for a multi-level cell non-volatile memory device. The method includes; applying a first programming pulse to a wordline of the non-volatile memory device, applying a second programming pulse to the wordline, wherein a voltage level of the second programming pulse is different from that of the first programming pulse, and applying bitline voltages to respective bitlines associated with the wordline, wherein the bitline voltages vary in accordance with a plurality of data bit values to be programmed to a plurality of memory cells associated with the word line and bitlines and in response to either the first programming pulse or the second programming pulse.
- In another embodiment, the invention provides a method of programming a non-volatile memory device, the method comprising; performing a programming operation during which at least one programming pulse that varies in relation to a plurality of 1st through Mth data bit values to be programmed to a plurality of memory cells connected to a wordline is applied to the wordline, and thereafter performing a verifying operation, wherein execution timing of the verifying operation varies in relation to the
plurality 1st through Mth data bit values. - In another embodiment, the invention provides a method of programming a non-volatile memory device, the method comprising; applying first through Nth, where is a natural integer greater than 1, programming pulses to a word line, wherein respective voltage levels for the first through Nth programming pulses are different, and applying bitline voltages to respective bitlines associated with the wordline, wherein the bitline voltages vary in accordance with a plurality of data bit values to be programmed to a plurality of memory cells associated with the word line and bitlines and in response to either the first programming pulse or the second programming pulse.
-
FIG. 1A is a diagram showing an example of programming one bit of data to a non-volatile memory device using two voltage distributions; -
FIG. 1B is a diagram showing an example of programming two bits of data to the non-volatile memory device ofFIG. 1A ; -
FIG. 1C is a diagram showing another example of programming two bits of data to the non-volatile memory cell using four voltage distributions; -
FIG. 2A is a diagram showing an example of programming one bit of data using two voltage distributions; -
FIG. 2B is a diagram showing an example of programming two bits of data using four voltage distributions; -
FIG. 2C is a diagram showing another example of programming two bits of data using four voltage distributions; -
FIGS. 3A and 3B are diagrams showing that voltage distributions of memory cells already programmed are shifted due to capacitive couplings between adjacent wordlines or adjacent bitlines; -
FIGS. 4A through 5B respectively are circuit diagrams showing non-volatile memory devices in which memory cells connected to bitlines adjacent to each other are simultaneously programmed; -
FIGS. 6A through 6C are diagrams showing a coupling effect due to a programming sequence for a non-volatile memory device; -
FIGS. 7A through 7C are diagrams showing a coupling effect due to a cell distribution in a non-volatile memory device; -
FIG. 8 is a diagram showing a method of programming a non-volatile memory device that prevents the coupling effect due to a programming sequence according to an embodiment of the invention; -
FIG. 9 is a graph of voltages applied to bitlines during the programming operation illustrated inFIG. 8 ; -
FIG. 10 is a diagram further illustrating the term “Vd” used in the embodiment ofFIG. 9 ; -
FIGS. 11 through 13 are diagrams showing a method of programming a three bit multi-level cell non-volatile memory device that prevents the coupling effect due to a programming sequence according to an embodiment of the invention; -
FIG. 14 is a diagram showing a plurality of programming operations simultaneously performed according to the method ofFIG. 8 ; -
FIG. 15 is a diagram showing a method of programming a non-volatile memory device that prevents the coupling effect due to a cell distribution according to an embodiment of the invention; -
FIG. 16 is a diagram showing a verifying voltage applied to a bitline during the method ofFIG. 15 ; -
FIG. 17 is a data table version of voltage diagram shown inFIG. 16 ; and -
FIG. 18 shows programmed states for a non-volatile memory device programmed according method embodiments of the invention. - Several embodiments of the invention will now be described with reference to the attached drawings. The invention may, however, be variously embodied and should not be construed as being limited to only the illustrated embodiments. Rather, the embodiments are presented as examples teaching the making and use of the invention. Throughout the drawings and written description, like reference indicators are used to denote like or similar elements.
-
FIG. 1A is a diagram showing an example of programming one bit of data to a non-volatile memory cell using two voltage distributions. When the data bit value to be programmed is ‘0’, the critical voltage of a non-volatile memory cell is changed to be greater than 0V. That is, the critical voltage of the non-volatile memory cell is placed in a second voltage distribution (VTHD2). In contrast, when the data bit value to be programmed is ‘1’, the critical voltage of the non-volatile memory cell remains unchanged and less than 0V. This assumes that the non-volatile memory cell is initially in an erased state, or that the critical voltage of the non-volatile memory cell is in a first voltage distribution (VTHD1). -
FIG. 1B is a diagram showing an example of programming two bits of data to the non-volatile memory cell using four voltage distributions. After a first bit of data (e.g., a least significant bit, LSB, of data) has been programmed to the two-bit memory cell using the process described in relation toFIG. 1A , a second bit of data (e.g., a most significant bit, MSB, of data) must be programmed. Thus, where the value of the first data bit is ‘0’, the non-volatile memory cell will initially be placed in the second voltage distribution (VTHD2). Subsequently, where the value of a second bit of data to be programmed is also ‘0’, the critical voltage of the non-volatile memory cell is changed to the third voltage distribution (VTHD3). (See, operation 2-2 inFIG. 1B ). However, where the second bit of data to be programmed in ‘1’, the critical voltage of the non-volatile memory cell remains in the second voltage threshold distribution (VTHD2). - In similar manner, where the value of the first data bit is ‘1’, the non-volatile memory cell initially remains in the first voltage distribution (VTHD1), assuming an initially erased state. Subsequently, where the value of a second bit of data to be programmed is also ‘0’, the critical voltage of the non-volatile memory cell is changed to the fourth voltage distribution (VTHD4). (See, operation 2-1 in
FIG. 1B ). However, where the second bit of data to be programmed in ‘1’, the critical voltage of the non-volatile memory cell remains in the first voltage threshold distribution (VTHD1). -
FIG. 1C is a diagram showing another example of programming two bits of data to the non-volatile memory cell using four voltage distributions. - In the example shown in
FIG. 1B , the critical voltage of the non-volatile memory cell potentially changes between the first voltage distribution and the fourth voltage distribution or between the second voltage distribution and the third voltage distribution as when the second bit of data is programmed. In contrast, in the example shown inFIG. 1 C, the critical voltage of the non-volatile memory cell potentially changes between the first voltage distribution and the third voltage distribution (see, operation 3-1) or between the second voltage distribution and the fourth voltage distribution (see, operation 3-2) when the second bit of data is programmed. -
FIG. 2A shows a memory cell CELLA to be programmed in relation to surrounding memory cells in an array of memory cells of a non-volatile memory device defined by intersecting word lines (WL) and bit lines (BL). It is assumed that the memory cell CELLA is initially programmed to have a critical voltage in the first voltage distribution (VTHD1), but may be programmed to have a critical voltage in any one of the second voltage distribution (VTHD2), third voltage distribution (VTHD3), or fourth voltage distribution (VTHD4). -
FIG. 2B further shows that a voltage distribution for the programmed memory cell CELLA may be shifted due to capacitive coupling (e.g., one or more of Cx, Cy, and Cxy) between adjacent wordlines and/or bitlines when neighbouring memory cells are programmed after memory cell CELLA has been programmed. Under these conditions the critical voltage of memory cell CELLA, which is intended to be within the second voltage distribution (VTHD2) may be undesirably altered (e.g., broadened beyond the defined range of the second voltage distribution VTHD2). AlthoughFIG. 2B specifically shows a case wherein the critical voltage of memory cell CELLA is intended to be in the second voltage distribution (VTHD2), the voltage distribution broadening caused by capacitive coupling may occur when the critical voltage for memory cell CELLA is intended to be in the first voltage distribution (VTHD1), the third voltage distribution (VTHD3), or the fourth voltage distribution (VTHD4). In any one of these cases, a voltage distribution for the programmed memory cell CELLA may become shifted. Similarly, althoughFIG. 2B shows an example of voltage distribution shifting for memory cell CELLA under the influence of neighbouring cell programming from a first voltage distribution (VTHD1 1) to a third critical voltage distribution (VTHD3), such voltage distribution shifting may occur in relation to other programming operations applied to one or more of the neighbouring cells. -
FIG. 3A is a circuit diagram showing a portion of a memory cell array in a non-volatile memory device in which memory cells connected to odd bitlines and memory cells connected to even bitlines are programmed separately. That is, memory cells connected to a first bitline and a third bitline and memory cells connected to a second bitline and a fourth bitline are programmed separately.Numbers 1 through 13 shown inFIG. 3A indicate an exemplary programming sequence. When the memory cells connected to odd bitlines are programmed after the memory cells connected to even bitlines are programmed, a programming voltage for programming the memory cells connected to the odd bitlines may change critical voltages of the memory cells connected to the even bitlines due to capacitive couplings between bitlines. - For example, the upper diagram shown in
FIG. 3B (related to a LSB programming step) shows a voltage distribution for memory cells connected to the even bitlines being shifted from a defined second voltage distribution (VTHD2) to an errant voltage distribution (VTHDX) due to the programming of the memory cells connected to the odd bitlines which occurs after the first bit of data has been programmed to the memory cells connected to the even bitlines. The lower diagram shown inFIG. 3B (related to the MSB programming step) shows the possible ill-effects of subsequent voltage distribution transitions from or to the errant voltage distribution (VTHDX). -
FIGS. 4A through 5B are respective circuit diagrams showing non-volatile memory devices in which memory cells connected to bitlines adjacent to each other are programmed simultaneously. - The non-volatile memory devices shown in
FIGS. 4A through 5B are able to prevent undesired changes in voltage distributions due to capacitive couplings Cx, Cy, and Cxy by programming memory cells connected to the adjacent bitlines simultaneously. Thus, partial memory cell array shown inFIG. 4A includes memory cells connected to a single wordline that are programmed simultaneously.FIG. 4B is a circuit diagram further showing a portion of the memory cell array ofFIG. 4A . -
Number 0 through 6 shown inFIG. 4B indicate an exemplary programming sequence. Referring to these numbers, after a first plurality of memory cells (memory cells marked with number 0) connected to a first wordline (WL<n>) are programmed simultaneously, a second plurality of memory cells (memory cells marked with number 1) connected to a second wordline (WL<n+1>) are programmed simultaneously, etc. - In the non-volatile memory device shown in
FIG. 5A , the memory cells in a memory cell array are also programmed on a page basis (i.e., within a page group).FIG. 5B is a circuit diagram showing a portion of the memory cell array ofFIG. 5A . -
Numbers 0 through 12 shown inFIG. 5B indicate another exemplary programming sequence. Referring to the numbers, after a first plurality of memory cells (memory cells marked with number 0) included in even page groups and connected to a first wordline (WL<n>) are programmed, a second plurality of memory cells (memory cells marked with number 1) included in odd page groups and connected to the first wordline (WL<n>) are programmed, etc. - At this point in the programming operation described in relation to
FIGS. 5A and 5B , if read current is simultaneously applied through adjacent bitlines to read data from the adjacent memory cells, sensing noise may occur due to capacitive coupling between adjacent bitlines. To prevent sensing noise, the bitlines are divided into odd bitlines (e.g., BLo1 and Blo2) and even bitlines (e.g., Ble1 and Ble2) and the read operation or verify operation may be performed separately for odd bitlines and even bitlines. However, capacitive coupling may still occur in the method due to the programming sequence and/or cell distribution of a non-volatile memory device as described in some additional details below. -
FIGS. 6A through 6C are diagrams further illustrating capacitive coupling effects that may arise due to a programming sequence for memory cells within a non-volatile memory device. - Referring to
FIG. 6A , the non-volatile memory device is assumed to be a multi-level flash memory device having multi-bit memory cells (i.e., two-bit) capable of storing data bit values of: 11, 01, 00, and 10 in relation to corresponding voltage distributions. As explained in relation toFIG. 3B , a first voltage distribution associated with an initial erase state (i.e., data value 11) may transition to a second voltage distribution associated with thedata value 01, and a reference critical voltage distribution ‘x0’ may then be shifted to the third voltage distribution associated with thedata value 00 or the fourth voltage distribution associated with thedata value 10. - At this point, as shown in
FIG. 6B , a first programming operation P1 is performed in relation to a memory cell of the non-volatile memory device, such that thefirst voltage distribution 11 transitions to thesecond voltage distribution 01. Then, a second programming operation P2 is performed, such that the voltage distribution x0 is shifted to either the thirdcritical voltage distribution 00, or a third programming operation P3 is performed, such that the voltage distribution x0 is shifted to thefourth voltage distribution 10. In other words, a programming sequence varies in accordance with the data value to be programmed. - As suggested by
FIG. 6B , each one of the first through third programming operations may be implemented as an incremental step pulse programming (ISPP) operation applied to a corresponding wordline in the non-volatile memory device. However, as shown inFIG. 6C , when the third programming operation P3 is performed on an adjacent memory cell after the first programming operation P1 is performed, thesecond voltage distribution 01 may be shifted by a value ΔVth. Thus, the non-volatile memory cell has an errant voltage distribution (Err). In other words, although the first programming operation P1 is accomplished at a time t1 in the graph ofFIG. 6C , the non-volatile memory cell may have a voltage distribution different from the expected voltage distribution due to a capacitive coupling effects because the third programming operation P3 is subsequently performed on adjacent memory cells at time t2. -
FIGS. 7A through 7C are diagrams further showing capacitive coupling effects due to cell distribution in a non-volatile memory device. Referring toFIG. 7A , a non-volatile memory device may form a voltage distribution ‘b’ by shifting a voltage distribution ‘a’, as suggested by the non-volatile memory device described in relation toFIG. 6A . At this point, memory cells may either be fast programmed or slow programmed according to the cell distribution of the non-volatile memory device. Therefore, when memory cells having the voltage distribution ‘a’ are programmed to have the voltage distribution ‘b’, programming time—which is the time required to obtain the desired threshold voltage corresponding to an intended data state—will vary according to the programming characteristics of the memory cells, as shown inFIG. 7B . - This difference in programming time causes a problem, as shown in
FIG. 7C . Although fast memory cells (FC) are completely programmed by time t1, slow memory cells (SC) require additional time to be completely programmed when the voltage distribution ‘a’ is being shifted to the voltage distribution ‘b’. Since programming voltages are continuously applied to the fast memory cells (FC) until time t2—which is the point in time when the slow memory cells (SC) are completely programmed—a coupling effect ΔVcell may occur. Thus, the critical voltage distribution ‘b’ may be shifted by ΔVth so that the memory cells may have an errant voltage distribution (Err). - Hereinafter, methods of programming a non-volatile memory device according to certain embodiments of the invention will be described. These embodiments provide methods that prevent capacitive coupling effects due to programming sequence and/or cell distribution.
-
FIG. 8 is a diagram showing a method of programming a non-volatile memory device that is capable of preventing capacitive coupling effects due to a programming sequence according to an embodiment of the invention. - Referring to
FIG. 8 , the method of programming a non-volatile memory device applies a first programming pulse (PPLS1) to a corresponding wordline of the non-volatile memory device and applies a second programming pulse (PPLS2), which has a voltage level different from that of the first programming pulse (PPLS1), to the wordline. - In this case, the non-volatile memory device of
FIG. 8 may be a multi-level cell flash memory device. For convenience of explanation, a description specifically regarding to a 2-bit multi-level cell flash memory device will be given hereinafter. A detailed description regarding to multi-level cell flash memory devices having three or more bits will be described thereafter. Also, the method may be applied to a single-level cell memory device. - Referring to
FIG. 8 , either the first programming pulse (PPLS1) or the second programming pulse (PPLS2) is a programming pulse corresponding to a plurality of bit values. For example, if the non-volatile memory device is a 2-bit multi-level cell flash memory device, the first programming pulse (PPLS1) may be a programming pulse corresponding to thesecond bit value 01 shown inFIG. 6A , and the second programming pulse (PPLS2) may be a programming pulse corresponding to the fourth and third bit values 10 and 00 shown inFIG. 6A . - In other words, the second programming operation P2 and the third programming operation P3, respectively corresponding to the fourth and third bit values 10 and 00, may be performed simultaneously by applying the second programming pulse (PPLS2) of
FIG. 8 . Accordingly, as shown inFIG. 9 , a plurality of voltages applied to each of the bitlines may be different from each other according to the corresponding bit values for the second programming pulse (PPLS2), such so as to perform programming operations for a plurality of bit values simultaneously according to the illustrated embodiment. -
FIG. 9 is a graph of voltages applied to bitlines during the programming operation ofFIG. 8 . - Referring collectively to
FIGS. 8 and 9 , the voltages that are different from each other according to bit values to be programmed to memory cells may be applied to each of the bitlines connected to wordlines to which a programming pulse regarding to a plurality of states is applied. - For example, like the embodiment shown in
FIG. 8 , when a programming operation associated with the fourth and third bit values 10 and 00 are performed simultaneously by the second programming pulse (PPLS2), bitline voltages for the fourth and third bit values 10 and 00 may be different from each other. Specifically, as shown inFIG. 9 , when the bit value to be programmed to the memory cells is 00 and the bitline voltage is 0V, the bitline voltage when the bit value to be programmed to the memory cells is 10 may have a value Vd, wherein Vd is a voltage difference between a median value of a voltage distribution in the case where a bit value of 10 is to be programmed (e.g., a third data state) and a median value of a voltage distribution in the case where a bit value of 00 is to be programmed (e.g., a fourth data state). - As shown in
FIG. 10 , when the median value of the voltage distribution for the third data state is 2.4V, the median value of the voltage distribution for the fourth data state is programmed is 3.8V. Thus, the voltage difference Vd is 1.4V. - However, when the bit value to be programmed is 01, the bitlines do not receive the second programming pulse (PPLS2), and an inhibit voltage Vdd may be applied to the bitlines not programmed by the second programming pulse (PPLS2) the corresponding bitlines so as to deactivate the bitlines. Likewise, for a section ‘d2’ of the programming sequence shown in
FIG. 9 , including a narrower section ‘d1’ in which the first programming pulse (PPLS1) is activated, the bitlines may be deactivated by applying the inhibit voltage Vdd to the bitlines when the bit values to be programmed are 01 and 00. - Referring back to
FIG. 8 , the first programming pulse (PPLS1) and the second programming pulse (PPLS2) may be successively applied. At this point, a time interval between an application of the first programming pulse (PPLS1) and an application of the second programming pulse (PPLS2) may be small enough not to cause the coupling effect due to the programming sequence as shown inFIGS. 6A through 6C . - Although
FIGS. 8 through 10 show that an exemplary method of programming a non-volatile memory device according to an embodiment of the invention includes two programming pulses and one of the programming pulses performs programming operations corresponding to two bit values simultaneously, the present invention is not limited thereto. However, the voltage difference Vd related to cases in which the bit values to be programmed to a multi-level cell flash memory device (i.e. 00, 01, 10, and 11) is merely 1.4V as shown inFIG. 10 , and thus it may be difficult to secure sufficient margin when the bitline voltages are set differently for each of the bit values within a range between 0V and Vdd. - If sufficient margin may be obtained, more than two bit values may be programmed by a single programming pulse. Thus, the present invention subsumes embodiments capable of programming with a single programming pulse.
- Although
FIGS. 8 through 10 show a method programming two bits to a multi-level cell flash memory device, the present invention is not limited thereto. In other words, the method of the present invention may be applied to multi-level cell flash memory devices having three or more bits. -
FIGS. 11 through 13 are diagrams showing a method of programming three bits to a multi-level cell non-volatile memory device which is capable of preventing the capacitive coupling effects due to programming sequence according to another embodiment of the invention. - Referring to
FIGS. 11 through 13 , the method of programming the three bits multi-level flash memory device may program eight memory cell states associated with the three bits of data to a multi-level flash memory device in response to three program pulses such that the resistances of the programmed memory cells change. At this point, critical voltage distributions for the programmed memory cells are shown inFIG. 13 , numbered from P0 through P7. - More particularly, a first programming pulse (PPLS1) is applied to a corresponding wordline of the non-volatile memory device, a second programming pulse (PPLS2) having a different voltage from that of the first programming pulse (PPLS1) is applied to the wordline, and a third programming pulse (PPLS3) having a different voltage from those of the first programming pulse (PPLS1) and the second programming pulse (PPLS2)is applied to the wordline. In like manner to the method of programming the two bits multi-level cell flash memory device, the first through third programming pulse (PPLS1 through PPLS3) can be activated successively.
- Thus, the first programming operation P1 may be performed in response to the first programming pulse (PPLS1), the second programming operation P2 may be performed in response to the second programming pulse (PPLS2), and the third programming operation P3 may be performed in response to the third programming pulse (PPLS3).
- At this point, programming operations simultaneously performed by a single programming pulse can program differently by applying different bitline voltages. For example, when the second and fourth programming operations P2 and P4 are simultaneously performed by the second programming pulse (PPLS2), bitline voltages different from each other, such as 0V, V1, and V2, may be applied to bitlines connected to memory cells corresponding to each of the second and fourth programming operations P2 and P4.
- Also, the inhibit voltage Vdd may be applied to bitlines of memory cells corresponding to second through seventh programming operations P2 through P7 deactivated at a section in which the first programming pulse (PPLS1) is activated. The inhibit voltage Vdd may be applied to bitlines of memory cells corresponding to the first programming operation P1 and the fifth through seventh programming operation P5 through P7 which are not activated by the second programming pulse (PPLS2). Likewise, the inhibit voltage Vdd may be applied to bitlines of memory cells corresponding to first through fourth programming operations P1 through P4 which are deactivated in a section in which the third programming pulse (PPLS3) is activated.
- Accordingly, a coupling effect due to a programming sequence can be prevented in multi-level cell flash memory devices having three or more bits.
- Referring back to
FIG. 8 , a verifying operation verifying whether the programming operations are accurately performed by the first programming pulse (PPLS1) and the second programming pulse (PPLS2) may be performed. At this point, the verifying operations regarding to different bit values can be separately performed whereas the programming operations regarding to different bit values are performed simultaneously by the first programming pulse (PPLS1) and the second programming pulse (PPLS2), in the methods of programming according to embodiments of the present invention. - For example, if the method of programming according to the present invention employs an incremental step pulse programming (ISPP),
FIG. 8 shows a method of programming according to an embodiment of the present invention, in which three verification pulses VPLS, which indicate verifying operations regarding to the bit values 01, 11, and 10 shown inFIG. 6A , are activated between successive applications of the pair of the first programming pulse (PPLS1) and the second programming pulse (PPLS2). - At this point, verifying voltages applied to bitlines corresponding to bit values can have different magnitudes. However, the present invention is not limited thereto, and a plurality of bit values can be verified in a single verifying operation.
- Accordingly, in the methods of programming a non-volatile memory device according to embodiments of the invention, the first through third programming operations P1 through P3 regarding to a plurality of bit values are completed simultaneously or substantially simultaneously as shown in
FIG. 14 . Thus, any capacitive coupling effect influencing the programmed memory cells may be prevented, as shown inFIG. 6C . -
FIG. 15 is a diagram showing a method of programming a non-volatile memory device according to an embodiment of the invention which his capable of preventing the capacitive coupling effects due to a cell distribution. - Referring to
FIG. 15 , the method of programming the non-volatile memory device according to the illustrated embodiment applies a programming pulse regarding to a plurality of bit values 00, 01, and 10, but a verification time of the programmed bit values are different from each other. The verification time for each of the programmed bit values may involve applying a different number of verifying voltages to corresponding bitlines of the non-volatile memory device. At this point, voltages applied to the corresponding bitlines by the method of programming shown inFIG. 15 may be different each time of application. For example,FIG. 15 shows that a verification regarding to thebit value 01 is performed by three different voltages Vvrf-1 through Vvrf-3, a verification regarding to thebit value 00 is performed by two different voltages Vvrf-1 and Vvrf-2, and a verification regarding to thebit value 10 is performed by a voltage Vvrf-1. - The voltage levels of the verifying voltages Vvrf-1 through Vvrf-3 may be the same as what is shown in
FIG. 16 .FIG. 17 shows the magnitudes of bitline voltages by comparing the magnitudes of the threshold voltages Vth and the verifying voltages Vvrf-1 through Vvrf-3 of a memory cell, regarding to the bit values. - Although
FIGS. 15 through 17 are referred to describe the methods in a two bits multi-level cell flash memory device, the present invention is not limited thereto. Accordingly, the capacitive coupling effects due to a cell distribution may be reduced by having verification times that differ according to bit values, in a method of programming according to an embodiment of the invention. -
FIG. 18 shows programmed states for a non-volatile memory device programmed according to a method embodiment of the present invention. Referring toFIG. 18 , programming operations P1 through P3 and/or programming operation according to cell distributions FC, TC, and SC are respectively accomplished at time points t1 though t3, that is, almost simultaneously. Therefore, a random change of a critical voltage distribution due to the capacitive coupling effects due to programming sequence and/or cell distribution shown inFIGS. 6C and 7C may be prevented. - While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by one of ordinary skill in the art that various changes in form and details may be made therein without departing from the scope of the present invention as defined by the following claims.
Claims (22)
1. A method of programming a multi-level cell non-volatile memory device, the method comprising:
applying a first programming pulse to a wordline of the non-volatile memory device;
applying a second programming pulse to the wordline, wherein a voltage level of the second programming pulse is different from that of the first programming pulse; and
applying bitline voltages to respective bitlines associated with the wordline, wherein the bitline voltages vary in accordance with a plurality of data bit values to be programmed to a plurality of memory cells associated with the word line and bitlines and in response to either the first programming pulse or the second programming pulse.
2. The method of claim 1 , wherein the second programming pulse is applied to the wordline after the first programming pulse.
3. The method of claim 2 , further comprising:
after applying the second programming pulse, applying verifying voltages to the respective bitlines, wherein the verifying voltages vary in accordance with the plurality of data bit values.
4. The method of claim 3 , wherein the verifying voltages are sequentially applied to the bitlines in accordance with the plurality of data bit values.
5. The method of claim 3 , wherein respective voltage levels for the verifying voltages are less than the first programming pulse and the second programming pulse.
6. The method of claim 3 , wherein the method of programming the multi-level cell non-volatile memory device is an iterative method comprising multiple programming loops, wherein each programming loop comprises:
applying the first programming pulse to the wordline, and then applying the second programming pulse to the wordline, and then applying the bitline voltages to respective bitlines connected to the wordline, and then applying the verifying voltages to the respective bitlines.
7. The method of claim 6 , wherein the first programming pulse and the second programming pulse respectively have increased voltage levels for each programming loop successively performed in the method of programming.
8. The method of claim 1 , wherein the first programming pulse is applied after the second programming pulse is applied.
9. The method of claim 1 , wherein a voltage level of the first programming pulse is less than that of the second programming pulse.
10. The method of claim 1 , wherein the plurality of memory cells are programmed simultaneously.
11. The method of claim 10 , wherein each one of the plurality of memory cells stores N data bits, wherein N is a natural integer greater than 1.
12. A method of programming a non-volatile memory device, the method comprising:
performing a programming operation during which at least one programming pulse that varies in relation to a plurality of 1st through Mth data bit values to be programmed to a plurality of memory cells connected to a wordline is applied to the wordline; and thereafter,
performing a verifying operation, wherein execution timing of the verifying operation varies in relation to the plurality 1st through Mth data bit values.
13. The method of claim 12 , wherein during the verifying operation a plurality of verifying voltages is applied to respective bitlines associated with the word line, wherein the respective voltage levels of the plurality of verifying voltages vary in accordance with the plurality of 1st through Mth data bit values.
14. The method of claim 12 , wherein when a programming operation related to an ith data bit value is performed before a programming operation related to a jth data bit value is performed, a number of verifying voltage applications related to the programmed result of the ith data bit value, where i is a natural integer ranging between 1 and M is greater than a number of verifying voltage applications related to the programmed result of the jth data bit value, where j is a natural integer ranging between 1 and M.
15. The method of claim 12 , wherein the number of applied verifying voltages is M.
16. The method of claim 14 , wherein a time required for verifying a programming result related to the ith data bit value is longer than a time required for verifying a programming result related to the jth data bit value when a programming operation related to the ith data bit value is performed before a programming operation related to the jth data bit value is performed.
17. The method of claim 14 , wherein the plurality of memory cells connected to the wordline is programmed simultaneously.
18. The method of claim 12 , wherein each one of the plurality of memory cells stores N data bits, wherein N is a natural integer greater than 1.
19. A method of programming a non-volatile memory device, the method comprising:
applying first through Nth, where is a natural integer greater than 1, programming pulses to a word line, wherein respective voltage levels for the first through Nth programming pulses are different; and
applying bitline voltages to respective bitlines associated with the wordline, wherein the bitline voltages vary in accordance with a plurality of data bit values to be programmed to a plurality of memory cells associated with the word line and bitlines and in response to either the first programming pulse or the second programming pulse.
20. The method of claim 19 , wherein the first through Nth programming pulses are successively applied.
21. The method of claim 20 , further comprising:
after applying the Nth programming pulse, applying verifying voltages to the respective bitlines, wherein the verifying voltages vary in accordance with the plurality of data bit values.
22. The method of claim 19 , wherein an Xth programming pulse within the first through Nth programming pulses, where X is a natural integer ranging between 1 and (N−1), reprograms a memory cell programmed during an (X−1)th programming pulse within the first through Nth programming pulses, such that a data bit value other than a data bit value originally programmed to the memory cell is programmed to the memory cell.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/372,525 US8411501B2 (en) | 2008-02-26 | 2012-02-14 | Programming method for non-volatile memory device |
US14/945,350 USRE46665E1 (en) | 2008-02-26 | 2015-11-18 | Programming method for non-volatile memory device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080017409A KR101448851B1 (en) | 2008-02-26 | 2008-02-26 | Programming method of Non-volatile memory device |
KR10-2008-0017409 | 2008-02-26 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/372,525 Continuation US8411501B2 (en) | 2008-02-26 | 2012-02-14 | Programming method for non-volatile memory device |
US14/945,350 Reissue USRE46665E1 (en) | 2008-02-26 | 2015-11-18 | Programming method for non-volatile memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090213652A1 true US20090213652A1 (en) | 2009-08-27 |
US8116131B2 US8116131B2 (en) | 2012-02-14 |
Family
ID=40998146
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/264,353 Ceased US8116131B2 (en) | 2008-02-26 | 2008-11-04 | Programming method for non-volatile memory device |
US13/372,525 Active US8411501B2 (en) | 2008-02-26 | 2012-02-14 | Programming method for non-volatile memory device |
US14/945,350 Active 2030-01-21 USRE46665E1 (en) | 2008-02-26 | 2015-11-18 | Programming method for non-volatile memory device |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/372,525 Active US8411501B2 (en) | 2008-02-26 | 2012-02-14 | Programming method for non-volatile memory device |
US14/945,350 Active 2030-01-21 USRE46665E1 (en) | 2008-02-26 | 2015-11-18 | Programming method for non-volatile memory device |
Country Status (5)
Country | Link |
---|---|
US (3) | US8116131B2 (en) |
JP (1) | JP5391445B2 (en) |
KR (1) | KR101448851B1 (en) |
CN (1) | CN101521042B (en) |
TW (1) | TWI498900B (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100124108A1 (en) * | 2008-11-20 | 2010-05-20 | Vishal Sarin | Programming methods and memories |
US20100142271A1 (en) * | 2008-12-05 | 2010-06-10 | Mitsuaki Honma | Semiconductor memory device capable of preventing a shift of threshold voltage |
US20100195385A1 (en) * | 2009-02-02 | 2010-08-05 | Sang Oh Lim | Method of programming nonvolatile memory device |
CN102270508A (en) * | 2010-06-04 | 2011-12-07 | 海力士半导体有限公司 | Method of programming semiconductor memory device |
US20120257456A1 (en) * | 2008-09-08 | 2012-10-11 | Yukio Komatsu | Semiconductor memory device and data write method thereof |
US20120262990A1 (en) * | 2010-01-08 | 2012-10-18 | Macronix International Co., Ltd. | Memory device |
US8472245B2 (en) | 2010-05-31 | 2013-06-25 | Samsung Electronics Co., Ltd. | Nonvolatile memory device, system and programming method with dynamic verification mode selection |
US9275751B2 (en) | 2013-09-13 | 2016-03-01 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and program method |
US20160314844A1 (en) * | 2015-04-22 | 2016-10-27 | Sandisk Technologies Inc. | Natural threshold voltage compaction with dual pulse program for non-volatile memory |
US9627071B2 (en) * | 2015-03-06 | 2017-04-18 | SK Hynix Inc. | Semiconductor memory device and operating method thereof |
US9633720B2 (en) | 2015-09-10 | 2017-04-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US9711211B2 (en) | 2015-10-29 | 2017-07-18 | Sandisk Technologies Llc | Dynamic threshold voltage compaction for non-volatile memory |
US20190088312A1 (en) * | 2017-09-20 | 2019-03-21 | Toshiba Memory Corporation | Semiconductor memory device |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101448851B1 (en) * | 2008-02-26 | 2014-10-13 | 삼성전자주식회사 | Programming method of Non-volatile memory device |
KR101616097B1 (en) * | 2009-11-11 | 2016-04-28 | 삼성전자주식회사 | Programing method of nonvolatile memory device |
KR101139095B1 (en) * | 2010-07-09 | 2012-04-30 | 에스케이하이닉스 주식회사 | A non volatile memory device and program method thereof |
US9293194B2 (en) | 2011-01-27 | 2016-03-22 | Apple Inc. | Programming and erasure schemes for analog memory cells |
CN102298971B (en) * | 2011-08-29 | 2014-05-21 | 南京大学 | Operation method for high-density multilevel storage of non-volatile flash memory |
KR101785448B1 (en) | 2011-10-18 | 2017-10-17 | 삼성전자 주식회사 | Nonvolatile memory device and programming method of the same |
KR20130046130A (en) * | 2011-10-27 | 2013-05-07 | 에스케이하이닉스 주식회사 | Semiconductor memory device and operating method thereof |
WO2013112332A1 (en) * | 2012-01-24 | 2013-08-01 | Apple Inc. | Enhanced programming and erasure schemes for analog memory cells |
US8953386B2 (en) | 2012-10-25 | 2015-02-10 | Sandisk Technologies Inc. | Dynamic bit line bias for programming non-volatile memory |
KR102053958B1 (en) * | 2013-05-27 | 2019-12-10 | 삼성전자주식회사 | Nonvolatile memory device and reprogram method thereof |
KR102175039B1 (en) | 2013-06-25 | 2020-11-05 | 삼성전자주식회사 | Method of writing data in non-volatile memory device |
CN105518794A (en) * | 2013-09-05 | 2016-04-20 | 株式会社东芝 | Semiconductor storage device and data writing method |
KR102137075B1 (en) * | 2013-09-10 | 2020-07-23 | 에스케이하이닉스 주식회사 | Semiconductor memory device and programming method thereof |
KR102127105B1 (en) * | 2013-11-11 | 2020-06-29 | 삼성전자 주식회사 | Driving method of the nonvolatile memory device |
US9123414B2 (en) * | 2013-11-22 | 2015-09-01 | Micron Technology, Inc. | Memory systems and memory programming methods |
US9058881B1 (en) * | 2013-12-05 | 2015-06-16 | Sandisk Technologies Inc. | Systems and methods for partial page programming of multi level cells |
US9336875B2 (en) | 2013-12-16 | 2016-05-10 | Micron Technology, Inc. | Memory systems and memory programming methods |
KR20160005840A (en) | 2014-07-07 | 2016-01-18 | 에스케이하이닉스 주식회사 | Semiconductor apparatus |
KR102235492B1 (en) * | 2014-08-25 | 2021-04-05 | 삼성전자주식회사 | Nonvolatile memory device and program-verifying method of the same |
JP6196199B2 (en) | 2014-09-12 | 2017-09-13 | 東芝メモリ株式会社 | Semiconductor memory device |
KR102429456B1 (en) * | 2016-03-08 | 2022-08-05 | 에스케이하이닉스 주식회사 | Semiconductor memory device and operating method thereof |
TWI604449B (en) * | 2016-08-31 | 2017-11-01 | 旺宏電子股份有限公司 | Memory device and programming method thereof |
TWI611411B (en) * | 2016-12-21 | 2018-01-11 | 旺宏電子股份有限公司 | Method for operating a memory device |
KR20180088190A (en) | 2017-01-26 | 2018-08-03 | 삼성전자주식회사 | Nonvolatile Memory Device, and Programming Method Thereof |
TWI638358B (en) * | 2017-10-25 | 2018-10-11 | 旺宏電子股份有限公司 | Memory device and operation method thereof |
CN110556149B (en) * | 2018-05-31 | 2021-04-30 | 北京兆易创新科技股份有限公司 | Anti-interference programming method, device, equipment and storage medium |
CN110910922B (en) * | 2018-09-18 | 2021-09-24 | 北京兆易创新科技股份有限公司 | Bit line voltage applying method and device, storage device and storage medium |
KR20210020697A (en) | 2019-08-16 | 2021-02-24 | 에스케이하이닉스 주식회사 | Memory device and operating method thereof |
KR20210033713A (en) | 2019-09-19 | 2021-03-29 | 에스케이하이닉스 주식회사 | Memory device and operating method thereof |
CN111028878B (en) * | 2019-11-21 | 2021-07-30 | 深圳大普微电子科技有限公司 | Flash memory writing method, flash memory chip and nonvolatile storage device |
US11636897B2 (en) | 2021-03-03 | 2023-04-25 | Sandisk Technologies Llc | Peak current and program time optimization through loop dependent voltage ramp target and timing control |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5949714A (en) * | 1994-09-17 | 1999-09-07 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US6259624B1 (en) * | 1998-11-10 | 2001-07-10 | Sony Corporation | Nonvolatile semiconductor storage device and data writing method thereof |
US20060104114A1 (en) * | 2003-04-16 | 2006-05-18 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and electric device with the same |
US20060126396A1 (en) * | 2002-01-31 | 2006-06-15 | Saifun Semiconductors, Ltd. | Method, system, and circuit for operating a non-volatile memory array |
US20060245262A1 (en) * | 2005-04-28 | 2006-11-02 | Li Chi Nan B | Memory structure and method of programming |
US20060285392A1 (en) * | 2005-06-15 | 2006-12-21 | Micron Technology, Inc. | Selective slow programming convergence in a flash memory device |
US7177199B2 (en) * | 2003-10-20 | 2007-02-13 | Sandisk Corporation | Behavior based programming of non-volatile memory |
US20080055998A1 (en) * | 2006-08-30 | 2008-03-06 | Samsung Electronics Co., Ltd. | Flash memory device and method for programming multi-level cells in the same |
US7471565B2 (en) * | 2006-08-22 | 2008-12-30 | Micron Technology, Inc. | Reducing effects of program disturb in a memory device |
US7570520B2 (en) * | 2006-12-27 | 2009-08-04 | Sandisk Corporation | Non-volatile storage system with initial programming voltage based on trial |
US7869273B2 (en) * | 2007-09-04 | 2011-01-11 | Sandisk Corporation | Reducing the impact of interference during programming |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3210259B2 (en) * | 1996-04-19 | 2001-09-17 | 株式会社東芝 | Semiconductor storage device and storage system |
JP3159105B2 (en) * | 1997-02-21 | 2001-04-23 | 日本電気株式会社 | Nonvolatile semiconductor memory device and writing method thereof |
JP2001067884A (en) * | 1999-08-31 | 2001-03-16 | Hitachi Ltd | Nonvolatile semiconductor memory device |
JP3631463B2 (en) | 2001-12-27 | 2005-03-23 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US6522580B2 (en) * | 2001-06-27 | 2003-02-18 | Sandisk Corporation | Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states |
JP3977799B2 (en) * | 2003-12-09 | 2007-09-19 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US7136304B2 (en) * | 2002-10-29 | 2006-11-14 | Saifun Semiconductor Ltd | Method, system and circuit for programming a non-volatile memory array |
KR100521364B1 (en) * | 2002-11-18 | 2005-10-12 | 삼성전자주식회사 | Flash memory device for verifying successful programming of flash cells and the method thereof |
JP4245437B2 (en) * | 2003-08-08 | 2009-03-25 | シャープ株式会社 | Writing method for nonvolatile semiconductor memory device |
JP4041057B2 (en) * | 2003-11-13 | 2008-01-30 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR100634172B1 (en) * | 2004-05-04 | 2006-10-16 | 삼성전자주식회사 | Non-volatile memory device and program mehtod thereof |
KR100632944B1 (en) * | 2004-05-31 | 2006-10-12 | 삼성전자주식회사 | Non-volatile memory device capable of changing increment of program voltage according to mode of operation |
JP4870409B2 (en) * | 2004-10-26 | 2012-02-08 | 三星電子株式会社 | Nonvolatile memory device and program method thereof |
KR100645055B1 (en) * | 2004-10-28 | 2006-11-10 | 삼성전자주식회사 | Flash memory device and program method thereof |
KR100684873B1 (en) * | 2004-11-22 | 2007-02-20 | 삼성전자주식회사 | Nonvolatile memory device and word line voltage control method thereof |
KR100672984B1 (en) * | 2004-12-14 | 2007-01-24 | 삼성전자주식회사 | Flash memory device capable of reducing program time |
KR100748553B1 (en) * | 2004-12-20 | 2007-08-10 | 삼성전자주식회사 | Apparatus and method for generating ripple-free high voltage and semiconductor memory device having the same |
US7221592B2 (en) * | 2005-02-25 | 2007-05-22 | Micron Technology, Inc. | Multiple level programming in a non-volatile memory device |
KR100621636B1 (en) * | 2005-06-01 | 2006-09-07 | 삼성전자주식회사 | Word line voltage generation circuit and non-volatile memory device with the same |
KR100621637B1 (en) * | 2005-06-03 | 2006-09-07 | 삼성전자주식회사 | Flash memory device capable of reducing program time and program method thereof |
WO2006138413A1 (en) * | 2005-06-15 | 2006-12-28 | Micron Technology, Inc. | Selective slow programming convergence in a flash memory device |
JP4282636B2 (en) * | 2005-06-22 | 2009-06-24 | 株式会社東芝 | Nonvolatile semiconductor memory device and data writing method thereof |
KR100648286B1 (en) * | 2005-07-04 | 2006-11-23 | 삼성전자주식회사 | Flash memory device capable of performing multi-bit and single-bit program operations with a single page buffer structure |
KR100634457B1 (en) * | 2005-07-04 | 2006-10-16 | 삼성전자주식회사 | Flash memory device capable of performing multi-bit and single-bit program operations with a single page buffer structure |
KR100648289B1 (en) * | 2005-07-25 | 2006-11-23 | 삼성전자주식회사 | Flash memory device capable of improving program speed and program method thereof |
KR100648291B1 (en) * | 2005-07-28 | 2006-11-23 | 삼성전자주식회사 | Flash memory device capable of performing multi-bit and single-bit program operations with a single page buffer structure |
JP4364207B2 (en) * | 2006-04-17 | 2009-11-11 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP4940300B2 (en) * | 2006-07-20 | 2012-05-30 | サンディスク コーポレイション | Compensation for coupling during programming |
KR100771520B1 (en) * | 2006-10-23 | 2007-10-30 | 삼성전자주식회사 | Flash memory device and program method thereof |
US7468911B2 (en) * | 2006-11-02 | 2008-12-23 | Sandisk Corporation | Non-volatile memory using multiple boosting modes for reduced program disturb |
KR101448851B1 (en) * | 2008-02-26 | 2014-10-13 | 삼성전자주식회사 | Programming method of Non-volatile memory device |
-
2008
- 2008-02-26 KR KR1020080017409A patent/KR101448851B1/en active IP Right Grant
- 2008-11-04 US US12/264,353 patent/US8116131B2/en not_active Ceased
- 2008-12-29 TW TW097151215A patent/TWI498900B/en active
-
2009
- 2009-02-26 JP JP2009044136A patent/JP5391445B2/en active Active
- 2009-02-26 CN CN2009100083728A patent/CN101521042B/en active Active
-
2012
- 2012-02-14 US US13/372,525 patent/US8411501B2/en active Active
-
2015
- 2015-11-18 US US14/945,350 patent/USRE46665E1/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5949714A (en) * | 1994-09-17 | 1999-09-07 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US6259624B1 (en) * | 1998-11-10 | 2001-07-10 | Sony Corporation | Nonvolatile semiconductor storage device and data writing method thereof |
US20060126396A1 (en) * | 2002-01-31 | 2006-06-15 | Saifun Semiconductors, Ltd. | Method, system, and circuit for operating a non-volatile memory array |
US20060104114A1 (en) * | 2003-04-16 | 2006-05-18 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and electric device with the same |
US7177199B2 (en) * | 2003-10-20 | 2007-02-13 | Sandisk Corporation | Behavior based programming of non-volatile memory |
US20060245262A1 (en) * | 2005-04-28 | 2006-11-02 | Li Chi Nan B | Memory structure and method of programming |
US20060285392A1 (en) * | 2005-06-15 | 2006-12-21 | Micron Technology, Inc. | Selective slow programming convergence in a flash memory device |
US7471565B2 (en) * | 2006-08-22 | 2008-12-30 | Micron Technology, Inc. | Reducing effects of program disturb in a memory device |
US20080055998A1 (en) * | 2006-08-30 | 2008-03-06 | Samsung Electronics Co., Ltd. | Flash memory device and method for programming multi-level cells in the same |
US7570520B2 (en) * | 2006-12-27 | 2009-08-04 | Sandisk Corporation | Non-volatile storage system with initial programming voltage based on trial |
US7869273B2 (en) * | 2007-09-04 | 2011-01-11 | Sandisk Corporation | Reducing the impact of interference during programming |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120257456A1 (en) * | 2008-09-08 | 2012-10-11 | Yukio Komatsu | Semiconductor memory device and data write method thereof |
US9349460B2 (en) | 2008-09-08 | 2016-05-24 | Kabushiki Kaisha Toshiba | Semiconductor memory device and data write method thereof |
US9754662B2 (en) | 2008-09-08 | 2017-09-05 | Toshiba Memory Corporation | Semiconductor memory device and data write method thereof |
US8787093B2 (en) | 2008-09-08 | 2014-07-22 | Kabushiki Kaisha Toshiba | Semiconductor memory device and data write method thereof |
US8391074B2 (en) * | 2008-09-08 | 2013-03-05 | Kabushiki Kaisha Toshiba | Semiconductor memory device and data write method thereof |
US20100124108A1 (en) * | 2008-11-20 | 2010-05-20 | Vishal Sarin | Programming methods and memories |
US8089805B2 (en) * | 2008-11-20 | 2012-01-03 | Micron Technology, Inc. | Two-part programming methods and memories |
US9502101B2 (en) | 2008-11-20 | 2016-11-22 | Micron Technology, Inc. | Two-part programming methods |
US11948644B2 (en) | 2008-11-20 | 2024-04-02 | Lodestar Licensing Group Llc | Two-part programming of memory cells |
US11222699B2 (en) | 2008-11-20 | 2022-01-11 | Micron Technology, Inc. | Two-part programming methods |
US10770145B2 (en) | 2008-11-20 | 2020-09-08 | Micron Technology, Inc. | Two-part programming methods |
US10249365B2 (en) | 2008-11-20 | 2019-04-02 | Micron Technology, Inc. | Two-part programming methods |
US9087600B2 (en) | 2008-11-20 | 2015-07-21 | Micron Technology, Inc. | Two-part programming methods |
US9858991B2 (en) | 2008-11-20 | 2018-01-02 | Micron Technology, Inc. | Two-part programming methods |
US8174883B2 (en) * | 2008-12-05 | 2012-05-08 | Kabushiki Kaisha Toshiba | Semiconductor memory device capable of preventing a shift of threshold voltage |
US20100142271A1 (en) * | 2008-12-05 | 2010-06-10 | Mitsuaki Honma | Semiconductor memory device capable of preventing a shift of threshold voltage |
US8054685B2 (en) * | 2009-02-02 | 2011-11-08 | Hynix Semiconductor Inc. | Method of programming nonvolatile memory device |
US20100195385A1 (en) * | 2009-02-02 | 2010-08-05 | Sang Oh Lim | Method of programming nonvolatile memory device |
US20120262990A1 (en) * | 2010-01-08 | 2012-10-18 | Macronix International Co., Ltd. | Memory device |
US8755225B2 (en) * | 2010-01-08 | 2014-06-17 | Macronix International Co., Ltd. | Memory device |
US9224483B2 (en) | 2010-05-31 | 2015-12-29 | Samsung Electronics Co., Ltd. | Nonvolatile memory device, system and programming method with dynamic verification mode selection |
US8773916B2 (en) | 2010-05-31 | 2014-07-08 | Samsung Electronics Co., Ltd. | Nonvolatile memory device, system and programming method with dynamic verification mode selection |
US8472245B2 (en) | 2010-05-31 | 2013-06-25 | Samsung Electronics Co., Ltd. | Nonvolatile memory device, system and programming method with dynamic verification mode selection |
CN102270508A (en) * | 2010-06-04 | 2011-12-07 | 海力士半导体有限公司 | Method of programming semiconductor memory device |
US9275751B2 (en) | 2013-09-13 | 2016-03-01 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and program method |
US9627071B2 (en) * | 2015-03-06 | 2017-04-18 | SK Hynix Inc. | Semiconductor memory device and operating method thereof |
US9741437B2 (en) | 2015-03-06 | 2017-08-22 | SK Hynix Inc. | Semiconductor memory device and operating method thereof |
US20160314844A1 (en) * | 2015-04-22 | 2016-10-27 | Sandisk Technologies Inc. | Natural threshold voltage compaction with dual pulse program for non-volatile memory |
US9633720B2 (en) | 2015-09-10 | 2017-04-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US9711211B2 (en) | 2015-10-29 | 2017-07-18 | Sandisk Technologies Llc | Dynamic threshold voltage compaction for non-volatile memory |
US10504586B2 (en) * | 2017-09-20 | 2019-12-10 | Toshiba Memory Corporation | Semiconductor memory device |
US20190088312A1 (en) * | 2017-09-20 | 2019-03-21 | Toshiba Memory Corporation | Semiconductor memory device |
Also Published As
Publication number | Publication date |
---|---|
US8116131B2 (en) | 2012-02-14 |
USRE46665E1 (en) | 2018-01-09 |
TW200937430A (en) | 2009-09-01 |
US8411501B2 (en) | 2013-04-02 |
US20120140557A1 (en) | 2012-06-07 |
JP5391445B2 (en) | 2014-01-15 |
CN101521042B (en) | 2013-11-06 |
KR101448851B1 (en) | 2014-10-13 |
TWI498900B (en) | 2015-09-01 |
JP2009205793A (en) | 2009-09-10 |
CN101521042A (en) | 2009-09-02 |
KR20090092099A (en) | 2009-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE46665E1 (en) | Programming method for non-volatile memory device | |
US7558115B2 (en) | Program method of flash memory device | |
US8456912B2 (en) | Nonvolatile memory device and method for operating the same | |
US7020017B2 (en) | Variable programming of non-volatile memory | |
US7468907B2 (en) | Programming method for flash memory capable of compensating reduction of read margin between states due to hot temperature stress | |
US7738294B2 (en) | Programming multilevel cell memory arrays | |
US7518909B2 (en) | Non-volatile memory device adapted to reduce coupling effect between storage elements and related methods | |
US20070159892A1 (en) | Programming method for flash memory capable of compensating reduction of read margin between states due to high temperature stress | |
US20060274583A1 (en) | Starting program voltage shift with cycling of non-volatile memory | |
KR20090074763A (en) | Flash multi-level threshold distribution scheme | |
JP2009032386A (en) | Non-volatile memory cell programming method | |
JP2022519866A (en) | Flash memory device | |
US8305816B2 (en) | Method of controlling a memory cell of non-volatile memory device | |
JP2010102751A (en) | Nonvolatile semiconductor storage device, and write-in method thereof | |
JP2011513885A (en) | Charge loss compensation during programming of memory devices | |
JP2009043391A (en) | Method of programming in flash memory device | |
KR100673025B1 (en) | Program method of flash memory capable of compensating reduction of read margin between states due to hot temperature stress | |
US8988940B2 (en) | Structure and method for narrowing voltage threshold distribution in non-volatile memories | |
US20120127801A1 (en) | Method of operating nonvolatile memory device | |
JP5868381B2 (en) | Semiconductor memory device | |
US6961267B1 (en) | Method and device for programming cells in a memory array in a narrow distribution | |
JP2009129479A (en) | Method of controlling threshold in nonvolatile semiconductor memory device | |
JP2012198973A (en) | Nonvolatile semiconductor memory device | |
JP2009129480A (en) | Method of controlling threshold in nonvolatile semiconductor memory device | |
CN110827904A (en) | Memory device and programming method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, KI-TAE;LEE, YEONG-TAEK;REEL/FRAME:021798/0646 Effective date: 20081006 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
RF | Reissue application filed |
Effective date: 20151118 |