US20090256588A1 - Programmable array logic circuit employing non-volatile ferromagnetic memory cells - Google Patents
Programmable array logic circuit employing non-volatile ferromagnetic memory cells Download PDFInfo
- Publication number
- US20090256588A1 US20090256588A1 US12/268,281 US26828108A US2009256588A1 US 20090256588 A1 US20090256588 A1 US 20090256588A1 US 26828108 A US26828108 A US 26828108A US 2009256588 A1 US2009256588 A1 US 2009256588A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- ferromagnetic
- array
- circuit
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005294 ferromagnetic effect Effects 0.000 title claims abstract description 36
- 230000015654 memory Effects 0.000 title abstract description 18
- 238000003860 storage Methods 0.000 claims abstract description 14
- 239000000758 substrate Substances 0.000 claims description 5
- 230000015556 catabolic process Effects 0.000 abstract description 2
- 238000006731 degradation reaction Methods 0.000 abstract description 2
- 210000004027 cell Anatomy 0.000 description 13
- 239000000463 material Substances 0.000 description 8
- 230000008901 benefit Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000003491 array Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000005291 magnetic effect Effects 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 210000000352 storage cell Anatomy 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/18—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using Hall-effect devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17748—Structural details of configuration resources
- H03K19/1776—Structural details of configuration resources for memories
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17748—Structural details of configuration resources
- H03K19/17772—Structural details of configuration resources for powering on or off
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/1778—Structural details for adapting physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/1778—Structural details for adapting physical parameters
- H03K19/17784—Structural details for adapting physical parameters for supply voltage
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2227—Standby or low power modes
Definitions
- the present invention relates generally to a programmable array logic circuit employing non-volatile ferromagnetic memory cells. More particularly, the present invention uses a non-volatile ferromagnetic memory cell to temporarily store binary data.
- Programmable logic devices have any number product sets, usually in groups of four (4), eight (8), sixteen (16) or more bits, although of ten in groups often (10).
- the arrays are programmed for application-specific tasks to be performed within digital electronic circuits.
- the fusible link types cannot be re-programmed, but those employing EEPROM and Flash can.
- PALs which use fusible links, the data in the “D” registers is lost at power off.
- EEPROM and Flash as replacements for the “D” registers, data is not lost at power off time.
- the ferromagnetic cells provide for indefinite number of switching actions on the data without degradation to the capacity to store data therein.
- the invention provides an integrated circuit, comprising a programmable logic circuit array having product lines and input lines therein, and a storage register circuit.
- the storage register circuit has a ferromagnetic bit and sensor coupled to store a remnant control signal, and an output transistor, coupled to be responsive to the remnant control signal on its gate, and coupled between an input and product line.
- the integrated circuit may further include a logical AND array and a logical OR array.
- FIG. 1 is a schematic of a preferred embodiment of the present invention.
- FIG. 2 is a schematic of a preferred embodiment of the present invention.
- FIG. 3 is a cross sectional view of a single ferromagnetic memory bit.
- FIG. 4 is a schematic of a field programmable logic device capable of utilizing the present invention.
- U.S. Pat. No. 5,300,830 is a programmable logic device macrocell with an exclusive feedback and exclusive external input lines for registered and combinatorial modes using a dedicated product term for control.
- U.S. Pat. No. 5,287,017 is a programmable logic device macrocell with two OR array inputs.
- U.S. Pat. No. 5,324,998 is a zero power re-programmable flash cell for a programmable logic device.
- U.S. Pat. No. 5,295,097 is a nonvolatile random access memory.
- U.S. Pat. No. 5,867,049 is a zero setup time flip flop.
- U.S. Pat. No. 5,298,803 is a programmable logic device having low power microcells with selectable registered and combinatorial output signals.
- the invention is used in the normal arena in which PALs are employed, but where it may be advantageous to retain the last data stored after removal of power to the circuit as well as the simplicity of random re-programming.
- This PAL circuit could be in all manner of digital circuitry, including computers, robotics, telephonics, automotive circuits, security devices, and so on.
- the advantages over prior art lie principally in that PAL devices using ferromagnetic digital memory cells for product registers would enjoy non-volatility, high-speed in situ random re-programmability and indefinite long life span.
- a PAL having product registers (flip flops) that use non-volatile ferromagnetic memory/storage cells for product storage registers is described wherein the non-volatile ferromagnetic memory cells, comprised of single stick-like ferromagnets whose aspect ratio is greater than 1:1 (height to width), are fabricated normal to the plane of the substrate with a sensor centered intimate to, and at one end of the ferromagnets are used for these functions.
- the magnetic polarity of each ferromagnetic memory cell bit is coerced into reversal using write, or state change circuitry, comprised of a coil which surrounds, up to and including 270°, and is intimate to, the ferromagnetic stick.
- the write current in each coil is bi-directional, depending on the desired magnetic movement, or polarity, of the bit.
- the output of the sensor reflects the binary condition of the bit, and is used as binary data output for product registers.
- FIG. 1 is a schematic of a dual output storage register 9 , or flip-flop, which is comprised of a ferromagnetic memory cell consisting of micron or sub-micron-sized ferromagnetic bit whose aspect ratio is greater than 1:1 (i.e., 2:1, etc.), deposited normal to the plane of the substrate with its attendant support circuitry.
- a ferromagnetic stick (bit) 1 which is at least partially, but not necessarily completely, surrounded by a write drive coil 2 .
- the bi-directional current in the write drive coil sets the polarity of the bit and is switched by two sets of transistor pairs, or switches.
- the first transistor pair being Q 3 and Q 6 , having reference number 4 a, and the second pair being Q 4 and Q 5 having reference number 4 b.
- These switches are in turn gated by Q 1 and Q 2 , having reference number 8 , both of which are “on” when either of the SET 25 or RESET 26 lines are inactive, or positive in polarity.
- Q 7 and Q 8 reference number 7 , are the SET and RESET switches. When one or the other of the SET or RESET lines is appropriately pulsed, the associated gate is opened to allow ground to be coupled to line 20 or 21 and thus pulling them low.
- a ferromagnetic bit field sensor 3 On a second portion of the flip-flop 9 , or storage register circuit, there is a ferromagnetic bit field sensor 3 , which is capable of sensing remnant polarity stored in the bit 1 . It is noted that the dashed line is meant to illustrate the fact the sensor 3 is to be physically located proximate the top or bottom of the ferromagnetic bit 1 , but is illustrated at a spaced relationship for schematic purposes only and not meant to illustrate physical layout as is shown in FIG. 3 .
- amplifier U 1 having reference number 5 , responds to the signal based on the Hall voltage that appears across the sensor 3 .
- the outputs are fed to an output transistor Q 9 , having reference number 6 , which in turn allows input line 22 to be coupled to product line 23 when the output of the storage register 9 opens the gate on the output transistor Q 9 .
- the storage registers will have retained their critical data. Additionally, even while there is power to the programmable logic device, it is noted that additional power is not required to maintain the stored state in the flip-flop 9 , thus, saving overall power consumption.
- FIG. 2 is a representation of the “SR” type register or flip-flop 9 of FIG. 1 and is connected to the product circuitry of a typical PAL product array 24 .
- the bit 1 will store a remnant polarity in the material that the sensor 3 will sense. Thus, creating a remnant control signal that will cause the amplifier 5 to constantly open or close the gate of output transistor 6 . Where the polarity of the bit will exist even after the power to the circuitry has been turned off. Thus, to read the product line signal, it is only needed to provide power to the amplifier 5 . Where to change the remnant polarity, the SET and RESET control circuitry is needed to be activated.
- FIG. 3 depicts, for example, a potential cross-section of a micron or sub-micron scale ferromagnetic memory cell with the sensor shown on the bottom; however, the sensor can be on the top as well. There is no functional difference between these configurations. They demonstrate that either construction can be employed.
- a cutaway of the set (write) drive coil 13 that wraps around bit 1 . In this depiction, matrix interconnects are not shown for the sake of clarity.
- the entire memory cell rests on substrate 19 , which can be silicon, glass, GaAs, or other suitable material.
- Insulation layer 15 resides between the ferromagnetic bit 11 and the set coil 13 .
- Insulation layer 15 can be of a material such as SiO 2 or Si3N4, etc.
- FIG. 4 there is an embodiment of the invention being utilized in a field programmable logic device.
- a field programmable logic device One skilled in the art will recognize that there is a programmable AND array with inputs and outputs.
- a programmable OR array that route signals through various levels or numbers of logical OR gates before the sum of products are sent to designated macrocells. It is noted that the intersections of the AND and OR arrays (the lines) will have one of the flip-flops 9 located thereat to allow for product calculation as illustrated in FIG. 2 .
Abstract
A programmable array logic circuit whose temporary memory circuitry employs single bit non-volatile ferromagnetic memory cells. The ferromagnetic memory cells or bits store data even when there is no power provided to the circuitry, thus saving power during operation of the programmable logic circuitry, and ensuring that there is no loss of the data should there be a temporary power shut down. Additionally, the ferromagnetic cells provide for indefinite number of switching actions on the data without degradation to the capacity to store data therein. The invention provides an integrated circuit, comprising a programmable logic circuit array having product lines and input lines therein, and a storage register circuit. The storage register circuit has a ferromagnetic bit and sensor coupled to store a remnant control signal and an output transistor, coupled to be responsive to the remnant control signal on its gate, and coupled between an input and product line. Additionally, the integrated circuit may further include a logical AND array and a logical OR array.
Description
- This application is a continuation of co-pending U.S. application Ser. No. 11/889,908, which was filed Aug. 17, 2007, and is allowed, which is a continuation of U.S. application Ser. No. 11/580,064, which was filed Oct. 13, 2006 and issued as U.S. Pat. No. 7,285,983, which is a continuation of U.S. application Ser. No. 11/037,696, which was filed on Jan. 18, 2005 and issued as U.S. Pat. No. 7,123,050, which is a divisional of U.S. application Ser. No. 10/239,133, which was filed Jan. 20, 2001 and issued as U.S. Pat. No. 6,864,711, which was a U.S. national phase of International Application Number PCT/US01/01793, which was filed Jan. 20, 2001, which claims the benefit of No. 60/177,533 filed Jan. 21, 2000.
- 1. The Field of the Invention
- The present invention relates generally to a programmable array logic circuit employing non-volatile ferromagnetic memory cells. More particularly, the present invention uses a non-volatile ferromagnetic memory cell to temporarily store binary data.
- 2. The Background Art
- Programmable logic devices have any number product sets, usually in groups of four (4), eight (8), sixteen (16) or more bits, although of ten in groups often (10). The arrays are programmed for application-specific tasks to be performed within digital electronic circuits. The fusible link types cannot be re-programmed, but those employing EEPROM and Flash can. For those PALs which use fusible links, the data in the “D” registers is lost at power off. For those that use EEPROM and Flash as replacements for the “D” registers, data is not lost at power off time.
- Up to the present, traditional PALs have used “D” type flip-flops for product registers. Lately, however, some fabricators have begun using EEPROM and Flash technology to replace these. These last two technologies have draw-backs, however. EEPROMs are cumbersome to re-program, both are slow to re-program, exhibit “write fatigue,” thereby limiting their useful life, and must be mass-written to re-program.
- It has been recognized that it would be advantageous to develop a programmable array logic circuit whose temporary memory circuitry employs single bit non-volatile ferromagnetic memory cells.
- It is an advantage of the invention to have the ferromagnetic memory cells or bits to store data even when there is no power provided to the circuitry. Thus, saving power during operation of the programmable logic circuitry, and ensuring that there is no loss of the data should there be a temporary power shut down.
- Additionally, the ferromagnetic cells provide for indefinite number of switching actions on the data without degradation to the capacity to store data therein.
- The invention provides an integrated circuit, comprising a programmable logic circuit array having product lines and input lines therein, and a storage register circuit. The storage register circuit has a ferromagnetic bit and sensor coupled to store a remnant control signal, and an output transistor, coupled to be responsive to the remnant control signal on its gate, and coupled between an input and product line.
- Additionally, the integrated circuit may further include a logical AND array and a logical OR array.
- Additional features and advantages of the invention will be set forth in the detailed description which follows, taken in conjunction with the accompanying drawing, which together illustrate by way of example, the features of the invention.
-
FIG. 1 is a schematic of a preferred embodiment of the present invention. -
FIG. 2 is a schematic of a preferred embodiment of the present invention. -
FIG. 3 is a cross sectional view of a single ferromagnetic memory bit. -
FIG. 4 is a schematic of a field programmable logic device capable of utilizing the present invention. - For the purposes of promoting an understanding of the principles of the invention, reference will now be made to the exemplary embodiments illustrated in the drawings, and specific language will be used to describe the same. It will nevertheless be understood that no limitation of the scope of the invention is thereby intended. Any alterations and further modifications of the inventive features illustrated herein, and any additional applications of the principles of the invention as illustrated herein, which would occur to one skilled in the relevant art and having possession of this disclosure, are to be considered within the scope of the invention.
- For the purpose of providing background material which may in some respects illustrate the state of the art, the following books are herein incorporated by reference for non-essential material: “Programmable Logic Handbook,” fourth edition, by Monolithic Memories Inc., 2175 Mission College Blvd., Santa Clara, Calif.; and “Practical Design Using Programmable Logic,” by D. Pellerin and M. Holley, Prentice Hall, library of Congress no. TK7872.L64 1991.
- The following United States patents are herein incorporated by reference for their supporting teachings:
- U.S. Pat. No. 5,300,830, is a programmable logic device macrocell with an exclusive feedback and exclusive external input lines for registered and combinatorial modes using a dedicated product term for control.
- U.S. Pat. No. 5,287,017, is a programmable logic device macrocell with two OR array inputs.
- U.S. Pat. No. 5,324,998, is a zero power re-programmable flash cell for a programmable logic device.
- U.S. Pat. No. 5,295,097, is a nonvolatile random access memory.
- U.S. Pat. No. 5,867,049, is a zero setup time flip flop.
- U.S. Pat. No. 5,298,803, is a programmable logic device having low power microcells with selectable registered and combinatorial output signals.
- The invention is used in the normal arena in which PALs are employed, but where it may be advantageous to retain the last data stored after removal of power to the circuit as well as the simplicity of random re-programming. This PAL circuit could be in all manner of digital circuitry, including computers, robotics, telephonics, automotive circuits, security devices, and so on. The advantages over prior art lie principally in that PAL devices using ferromagnetic digital memory cells for product registers would enjoy non-volatility, high-speed in situ random re-programmability and indefinite long life span.
- A PAL having product registers (flip flops) that use non-volatile ferromagnetic memory/storage cells for product storage registers is described wherein the non-volatile ferromagnetic memory cells, comprised of single stick-like ferromagnets whose aspect ratio is greater than 1:1 (height to width), are fabricated normal to the plane of the substrate with a sensor centered intimate to, and at one end of the ferromagnets are used for these functions. The magnetic polarity of each ferromagnetic memory cell bit is coerced into reversal using write, or state change circuitry, comprised of a coil which surrounds, up to and including 270°, and is intimate to, the ferromagnetic stick. The write current in each coil is bi-directional, depending on the desired magnetic movement, or polarity, of the bit. The output of the sensor reflects the binary condition of the bit, and is used as binary data output for product registers.
-
FIG. 1 is a schematic of a dualoutput storage register 9, or flip-flop, which is comprised of a ferromagnetic memory cell consisting of micron or sub-micron-sized ferromagnetic bit whose aspect ratio is greater than 1:1 (i.e., 2:1, etc.), deposited normal to the plane of the substrate with its attendant support circuitry. Uniquely, there is a ferromagnetic stick (bit) 1, which is at least partially, but not necessarily completely, surrounded by awrite drive coil 2. The bi-directional current in the write drive coil sets the polarity of the bit and is switched by two sets of transistor pairs, or switches. The first transistor pair being Q3 and Q6, havingreference number 4 a, and the second pair being Q4 and Q5 havingreference number 4 b. These switches are in turn gated by Q1 and Q2, havingreference number 8, both of which are “on” when either of theSET 25 orRESET 26 lines are inactive, or positive in polarity. Q7 and Q8, reference number 7, are the SET and RESET switches. When one or the other of the SET or RESET lines is appropriately pulsed, the associated gate is opened to allow ground to be coupled toline - On a second portion of the flip-
flop 9, or storage register circuit, there is a ferromagneticbit field sensor 3, which is capable of sensing remnant polarity stored in thebit 1. It is noted that the dashed line is meant to illustrate the fact thesensor 3 is to be physically located proximate the top or bottom of theferromagnetic bit 1, but is illustrated at a spaced relationship for schematic purposes only and not meant to illustrate physical layout as is shown inFIG. 3 . Wherein, amplifier U1, having reference number 5, responds to the signal based on the Hall voltage that appears across thesensor 3. The outputs are fed to an output transistor Q9, havingreference number 6, which in turn allowsinput line 22 to be coupled toproduct line 23 when the output of thestorage register 9 opens the gate on the output transistor Q9. - Since the ferromagnetic bit does not change state when power to the circuit is off, when power has thereafter been restored subsequent to a power off, the storage registers will have retained their critical data. Additionally, even while there is power to the programmable logic device, it is noted that additional power is not required to maintain the stored state in the flip-
flop 9, thus, saving overall power consumption. -
FIG. 2 is a representation of the “SR” type register or flip-flop 9 ofFIG. 1 and is connected to the product circuitry of a typicalPAL product array 24. It is noted that one skilled in the art will easily realize that thebit 1 will store a remnant polarity in the material that thesensor 3 will sense. Thus, creating a remnant control signal that will cause the amplifier 5 to constantly open or close the gate ofoutput transistor 6. Where the polarity of the bit will exist even after the power to the circuitry has been turned off. Thus, to read the product line signal, it is only needed to provide power to the amplifier 5. Where to change the remnant polarity, the SET and RESET control circuitry is needed to be activated. -
FIG. 3 depicts, for example, a potential cross-section of a micron or sub-micron scale ferromagnetic memory cell with the sensor shown on the bottom; however, the sensor can be on the top as well. There is no functional difference between these configurations. They demonstrate that either construction can be employed. There is a ferromagnetic storage element 11, or “bit,” asensor 12, asample drive line 14, which is made of Al, Cu or any other suitable conductor material. Additionally there is a cutaway of the set (write)drive coil 13 that wraps aroundbit 1. In this depiction, matrix interconnects are not shown for the sake of clarity. The entire memory cell rests onsubstrate 19, which can be silicon, glass, GaAs, or other suitable material. Insulation layer 15 resides between the ferromagnetic bit 11 and theset coil 13. Insulation layer 15 can be of a material such asSiO 2 or Si3N4, etc. There is anoverall insulation sections - It is noted that there are currently several designs that are currently being developed by the current inventive entity regarding the layout of the ferromagnetic bit and its accompanying sensing circuitry that will be functionally equivalent to the circuitry disclosed in
FIG. 3 . - Several methods may be employed to make this cell, including, but not limited to, electroplating, sputtering, E-beam deposition, chemical vapor deposition and molecular beam epitaxy.
- Referring to
FIG. 4 , there is an embodiment of the invention being utilized in a field programmable logic device. One skilled in the art will recognize that there is a programmable AND array with inputs and outputs. Similarly, there are two programmable OR arrays that route signals through various levels or numbers of logical OR gates before the sum of products are sent to designated macrocells. It is noted that the intersections of the AND and OR arrays (the lines) will have one of the flip-flops 9 located thereat to allow for product calculation as illustrated inFIG. 2 . - It is understood that the above-described arrangements are only illustrative of the application of the principles of the present invention. Numerous modifications and alternative arrangements may be devised by those skilled in the art without departing from the spirit and scope of the present invention and the appended claims are intended to cover such modifications and arrangements. Thus, while the present invention has been shown in the drawings and fully described above with particularity and detail in connection with what is presently deemed to be the most practical and preferred embodiment(s) of the invention, it will be apparent to those of ordinary skill in the art that numerous modifications, including, but not limited to, variations in size, materials, shape, form, function and manner of operation, assembly and use may be made, without departing from the principles and concepts of the invention as set forth in the claims.
Claims (13)
1-2. (canceled)
3. An integrated circuit, comprising:
a) A programmable logic circuit array having product lines and input lines therein; and
b) a storage register circuit, having
i) a ferromagnetic bit and sensor coupled to store a remnant control signal;
ii) a write drive coil; and
iii) an output switch.
4. The integrated circuit of claim 1, wherein the ferromagnetic bit is at least partially surrounded by the write drive coil to set the polarity of the ferromagnetic bit.
5. The integrated circuit of claim 1 wherein the output switch is coupled to be responsive to the remnant control signal, and coupled between an input line and a product line.
6. The integrated circuit of claim 1, wherein the storage register circuit further includes a sensor positioned proximate to the ferromagnetic bit, to sense the polarity of the ferromagnetic hit and to create the remnant control signal therefrom.
7. The integrated circuit of claim 4 , wherein the output switch is a transistor having a gate controlled by the remnant control signal.
8. The integrated circuit of claim 4 , wherein the programmable logic array further comprises a logical AND array.
9. The integrated circuit of claim 4 , wherein the programmable logic array further comprises a logical OR array.
10. The integrated circuit of claim 4 , wherein the ferromagnetic bit has a height that is greater than its width.
11. The integrated circuit of claim 8 , wherein the storage register circuit has a supporting substrate to support the ferromagnetic bit to have the height oriented perpendicular thereto.
12. The integrated circuit of claim 9 , wherein the sensor is located below the ferromagnetic bit and above the substrate.
13. The integrated circuit of claim 1, wherein the storage register circuit has a set and reset input to program the remnant control signal that is to be stored in the ferromagnetic bit.
14. The integrated circuit of claim 1, wherein the write drive coil is bi-directional.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/268,281 US20090256588A1 (en) | 2000-01-21 | 2008-11-10 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17753300P | 2000-01-21 | 2000-01-21 | |
PCT/US2001/001793 WO2001054280A1 (en) | 2000-01-21 | 2001-01-20 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US10/239,133 US6864711B2 (en) | 2000-01-21 | 2001-01-20 | Programmable array logic circuit whose product and input line junctions employ single bit non-volatile ferromagnetic cells |
US11/037,696 US7123050B2 (en) | 2002-09-19 | 2005-01-18 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US11/580,064 US7285983B2 (en) | 2002-09-19 | 2006-10-13 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US11/889,908 US7463058B2 (en) | 2000-01-21 | 2007-08-17 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US12/268,281 US20090256588A1 (en) | 2000-01-21 | 2008-11-10 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/889,908 Continuation US7463058B2 (en) | 2000-01-21 | 2007-08-17 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090256588A1 true US20090256588A1 (en) | 2009-10-15 |
Family
ID=34748652
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/037,696 Expired - Fee Related US7123050B2 (en) | 2000-01-21 | 2005-01-18 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US11/580,064 Expired - Fee Related US7285983B2 (en) | 2000-01-21 | 2006-10-13 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US11/889,908 Expired - Fee Related US7463058B2 (en) | 2000-01-21 | 2007-08-17 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US12/268,281 Abandoned US20090256588A1 (en) | 2000-01-21 | 2008-11-10 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/037,696 Expired - Fee Related US7123050B2 (en) | 2000-01-21 | 2005-01-18 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US11/580,064 Expired - Fee Related US7285983B2 (en) | 2000-01-21 | 2006-10-13 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
US11/889,908 Expired - Fee Related US7463058B2 (en) | 2000-01-21 | 2007-08-17 | Programmable array logic circuit employing non-volatile ferromagnetic memory cells |
Country Status (1)
Country | Link |
---|---|
US (4) | US7123050B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8207757B1 (en) * | 2011-02-07 | 2012-06-26 | GlobalFoundries, Inc. | Nonvolatile CMOS-compatible logic circuits and related operating methods |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7411803B1 (en) | 2006-02-27 | 2008-08-12 | Richard Lienau | Resistive coupled hall effect sensor |
WO2008103197A2 (en) * | 2006-11-07 | 2008-08-28 | Richard Lienau | Coil sensor memory devices and method |
US20090090233A1 (en) * | 2007-10-09 | 2009-04-09 | Brian Romolino | Hi-Hat Cymbal Fine Adjuster |
US8081507B2 (en) * | 2008-09-25 | 2011-12-20 | Richard Lienau | Tri-state memory device and method |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4791604A (en) * | 1984-02-15 | 1988-12-13 | Joseph J. Bednarz | Sheet random access memory |
US5295097A (en) * | 1992-08-05 | 1994-03-15 | Lienau Richard M | Nonvolatile random access memory |
US5986465A (en) * | 1996-04-09 | 1999-11-16 | Altera Corporation | Programmable logic integrated circuit architecture incorporating a global shareable expander |
US6140139A (en) * | 1998-12-22 | 2000-10-31 | Pageant Technologies, Inc. | Hall effect ferromagnetic random access memory device and its method of manufacture |
US6229729B1 (en) * | 1999-03-04 | 2001-05-08 | Pageant Technologies, Inc. (Micromem Technologies, Inc.) | Magneto resistor sensor with diode short for a non-volatile random access ferromagnetic memory |
US6266267B1 (en) * | 1999-03-04 | 2001-07-24 | Pageant Technologies, Inc. | Single conductor inductive sensor for a non-volatile random access ferromagnetic memory |
US6288929B1 (en) * | 1999-03-04 | 2001-09-11 | Pageant Technologies, Inc. | Magneto resistor sensor with differential collectors for a non-volatile random access ferromagnetic memory |
US6317354B1 (en) * | 1999-03-04 | 2001-11-13 | Pageant Technologies, Inc. | Non-volatile random access ferromagnetic memory with single collector sensor |
US6330183B1 (en) * | 1999-03-04 | 2001-12-11 | Pageant Technologies, Inc. (Micromem Technologies, Inc.) | Dual conductor inductive sensor for a non-volatile random access ferromagnetic memory |
US6542000B1 (en) * | 1999-07-30 | 2003-04-01 | Iowa State University Research Foundation, Inc. | Nonvolatile programmable logic devices |
US20030122578A1 (en) * | 2001-12-28 | 2003-07-03 | Shoichi Masui | Programmable logic device with ferroelectric configuration memories |
US6642744B2 (en) * | 2000-03-10 | 2003-11-04 | Easic Corporation | Customizable and programmable cell array |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4845633A (en) * | 1985-12-02 | 1989-07-04 | Apple Computer Inc. | System for programming graphically a programmable, asynchronous logic cell and array |
US5329486A (en) * | 1992-04-24 | 1994-07-12 | Motorola, Inc. | Ferromagnetic memory device |
US6275411B1 (en) * | 1993-07-23 | 2001-08-14 | Nonvolatile Electronics, Incorporated | Spin dependent tunneling memory |
US5436576A (en) * | 1994-05-20 | 1995-07-25 | Intel Corporation | Switch matrices using reduced number of switching devices for signal routing |
US5712578A (en) * | 1995-12-27 | 1998-01-27 | Intel Corporation | PLA architecture having improved clock signal to output timing using a type-I domino and plane |
US6157979A (en) * | 1998-03-14 | 2000-12-05 | Advanced Technology Materials, Inc. | Programmable controlling device with non-volatile ferroelectric state-machines for restarting processor when power is restored with execution states retained in said non-volatile state-machines on power down |
KR100295154B1 (en) * | 1998-06-12 | 2001-09-17 | 윤종용 | Impedance Matching Circuit |
US6710624B2 (en) * | 2000-01-21 | 2004-03-23 | Richard M. Lienau | Programmable array logic circuit macrocell using ferromagnetic memory cells |
US6864711B2 (en) * | 2000-01-21 | 2005-03-08 | Richard M. Lienau | Programmable array logic circuit whose product and input line junctions employ single bit non-volatile ferromagnetic cells |
-
2005
- 2005-01-18 US US11/037,696 patent/US7123050B2/en not_active Expired - Fee Related
-
2006
- 2006-10-13 US US11/580,064 patent/US7285983B2/en not_active Expired - Fee Related
-
2007
- 2007-08-17 US US11/889,908 patent/US7463058B2/en not_active Expired - Fee Related
-
2008
- 2008-11-10 US US12/268,281 patent/US20090256588A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4791604A (en) * | 1984-02-15 | 1988-12-13 | Joseph J. Bednarz | Sheet random access memory |
US5295097A (en) * | 1992-08-05 | 1994-03-15 | Lienau Richard M | Nonvolatile random access memory |
US5986465A (en) * | 1996-04-09 | 1999-11-16 | Altera Corporation | Programmable logic integrated circuit architecture incorporating a global shareable expander |
US6341080B1 (en) * | 1998-12-22 | 2002-01-22 | Pageant Technologies, Inc. | Hall effect ferromagnetic random access memory device and its method of manufacture |
US6140139A (en) * | 1998-12-22 | 2000-10-31 | Pageant Technologies, Inc. | Hall effect ferromagnetic random access memory device and its method of manufacture |
US6229729B1 (en) * | 1999-03-04 | 2001-05-08 | Pageant Technologies, Inc. (Micromem Technologies, Inc.) | Magneto resistor sensor with diode short for a non-volatile random access ferromagnetic memory |
US6266267B1 (en) * | 1999-03-04 | 2001-07-24 | Pageant Technologies, Inc. | Single conductor inductive sensor for a non-volatile random access ferromagnetic memory |
US6288929B1 (en) * | 1999-03-04 | 2001-09-11 | Pageant Technologies, Inc. | Magneto resistor sensor with differential collectors for a non-volatile random access ferromagnetic memory |
US6317354B1 (en) * | 1999-03-04 | 2001-11-13 | Pageant Technologies, Inc. | Non-volatile random access ferromagnetic memory with single collector sensor |
US6330183B1 (en) * | 1999-03-04 | 2001-12-11 | Pageant Technologies, Inc. (Micromem Technologies, Inc.) | Dual conductor inductive sensor for a non-volatile random access ferromagnetic memory |
US6542000B1 (en) * | 1999-07-30 | 2003-04-01 | Iowa State University Research Foundation, Inc. | Nonvolatile programmable logic devices |
US6642744B2 (en) * | 2000-03-10 | 2003-11-04 | Easic Corporation | Customizable and programmable cell array |
US20030122578A1 (en) * | 2001-12-28 | 2003-07-03 | Shoichi Masui | Programmable logic device with ferroelectric configuration memories |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8207757B1 (en) * | 2011-02-07 | 2012-06-26 | GlobalFoundries, Inc. | Nonvolatile CMOS-compatible logic circuits and related operating methods |
TWI508062B (en) * | 2011-02-07 | 2015-11-11 | Globalfoundries Us Inc | Nonvolatile cmos-compatible logic circuits and related operating methods |
Also Published As
Publication number | Publication date |
---|---|
US7285983B2 (en) | 2007-10-23 |
US20070285127A1 (en) | 2007-12-13 |
US20070030028A1 (en) | 2007-02-08 |
US7463058B2 (en) | 2008-12-09 |
US7123050B2 (en) | 2006-10-17 |
US20050156627A1 (en) | 2005-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6515895B2 (en) | Non-volatile magnetic register | |
US4177452A (en) | Electrically programmable logic array | |
US8164948B2 (en) | Spintronic devices with integrated transistors | |
JP5735091B2 (en) | Gate-level reconfigurable magnetic logic | |
KR100320605B1 (en) | Randomly addressable memory system without interruption | |
EP1072040B1 (en) | Non-volatile storage latch | |
US7463058B2 (en) | Programmable array logic circuit employing non-volatile ferromagnetic memory cells | |
US4930097A (en) | Architecture for an improved performance of a programmable logic device | |
EP1608071A1 (en) | Reconfigurable logical circuit using transistor having spin-dependent transmission characteristic | |
WO1994001867A9 (en) | Non-disruptive, randomly addressable memory system | |
JPH10247381A (en) | Method for selecting memory cell in magnetic random access memory device | |
US6178111B1 (en) | Method and apparatus for writing data states to non-volatile storage devices | |
WO2008048280A2 (en) | Reconfigurable logic structures | |
US5170373A (en) | Three transistor eeprom cell | |
US6864711B2 (en) | Programmable array logic circuit whose product and input line junctions employ single bit non-volatile ferromagnetic cells | |
US6249453B1 (en) | Voltage controlled spintronic devices for logic applications | |
US7933144B2 (en) | Component with a logic circuit arrangement with configurable functionality | |
US6710624B2 (en) | Programmable array logic circuit macrocell using ferromagnetic memory cells | |
JPH03176681A (en) | Ic test circuit and programming method | |
US6711069B2 (en) | Register having a ferromagnetic memory cells | |
JPH0439760B2 (en) | ||
US5610857A (en) | Memory element with multibit storage | |
Jacobson | In-System Configuration Technologies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |