US20100052164A1 - Wafer level package and method of manufacturing the same - Google Patents

Wafer level package and method of manufacturing the same Download PDF

Info

Publication number
US20100052164A1
US20100052164A1 US12/289,702 US28970208A US2010052164A1 US 20100052164 A1 US20100052164 A1 US 20100052164A1 US 28970208 A US28970208 A US 28970208A US 2010052164 A1 US2010052164 A1 US 2010052164A1
Authority
US
United States
Prior art keywords
metal post
forming
wafer
level package
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/289,702
Inventor
Seung Seoup Lee
Sung Yi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electro Mechanics Co Ltd
Original Assignee
Samsung Electro Mechanics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electro Mechanics Co Ltd filed Critical Samsung Electro Mechanics Co Ltd
Assigned to SAMSUNG ELECTRO-MECHANICS CO., LTD. reassignment SAMSUNG ELECTRO-MECHANICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, SEUNG SEOUP, YI, SUNG
Publication of US20100052164A1 publication Critical patent/US20100052164A1/en
Priority to US13/137,984 priority Critical patent/US8283251B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76817—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics using printing or stamping techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H01L2224/02319—Manufacturing methods of the redistribution layers by using a preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0233—Structure of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0233—Structure of the redistribution layers
    • H01L2224/02333—Structure of the redistribution layers being a bump
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0236—Shape of the insulating layers therebetween
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/024—Material of the insulating layers therebetween
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/0347—Manufacturing methods using a lift-off mask
    • H01L2224/03472—Profile of the lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/0347—Manufacturing methods using a lift-off mask
    • H01L2224/0348—Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05557—Shape in side view comprising protrusions or indentations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13016—Shape in side view
    • H01L2224/13017—Shape in side view being non uniform along the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0504—14th Group
    • H01L2924/05042—Si3N4
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Abstract

The present invention relates to a wafer level package and a method of manufacturing the same and provides a wafer level package structure including a wafer having a die pad; a redistribution line formed to be connected on a top surface of the die pad; a metal post connected to a top surface of the redistribution line and formed in a flexure hinge structure; and a molding resin formed between the metal posts.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application claims the benefit of Korean Patent Application No. 10-2008-0086737 filed with the Korea Intellectual Property Office on Sep. 3, 2008, the disclosure of which is incorporated herein by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a wafer level package and a method of manufacturing the same; and, more particularly, to a wafer level package including a metal post with a flexure hinge structure and a method of manufacturing the same.
  • 2. Description of the Related Art
  • A packaging process includes many unit processes, for example, chip attaching, wire bonding, molding, trimming/forming or the like, and so a conventional method of manufacturing a package to perform the packaging process by each chip has a disadvantage of needing a very long time for packaging all chips when considering the number of the chips obtained from one wafer.
  • Therefore, recently, there has been suggested a method of manufacturing an individual package by firstly performing the packaging process in a wafer state and then cutting a wafer along a dicing line. The package manufactured by this method is referred to as a wafer level package.
  • The wafer level package has advantages of manufacturing the package as a finished product in a state of not separating individual chips from the wafer and using existing wafer manufacturing equipment and processes for manufacture equipment or processes used in manufacturing the package.
  • In the wafer level package according to the prior art, a molding resin such as an EMC(Epoxy Molding Compound) and a metal post connected to a die pad of the wafer are formed on the wafer and a solder ball is formed on a top surface of the metal post in a state of not dividing the wafer to the individual chips.
  • In the wafer level package according to the prior art, the metal post is generally formed in a cylindrical shape and used in a state of having large compliance by increasing a height of the metal post to improve reliability, however, in this case, a thickness of the entire molding resin is increased and a process cost is rising due to increment of a plating amount in a plating process for forming the metal post.
    • SUMMARY OF THE INVENTION
  • The present invention has been invented in order to overcome the above-described problems and it is, therefore, an object of the present invention to provide a wafer level package capable of reducing a process cost without the need for increasing a height of a metal post and allowing a metal post to play a role of a buffer to deformation of the package due to a CTE(Coefficient of Thermal Expansion) mismatch between the wafer level package and a wiring substrate by forming the metal post in a flexure hinge structure, and a method of manufacturing the same.
  • In accordance with one aspect of the present invention to achieve the object, there is provided a wafer level package including a wafer having a die pad; a redistribution line formed to be connected on a top surface of the die pad; a metal post connected to a top surface of the redistribution line and formed in a flexure hinge structure; and a molding resin formed between the metal posts.
  • Herein, the flexure hinge structure of the metal post may have a concave central portion.
  • And, the flexure hinge structure of the metal post may have a curved side surface and is spread upward.
  • Further, the wafer level package may further include a protection layer which is formed between the wafer and the redistribution line and has a via hole to expose a portion of a top surface of the die pad.
  • Further, the wafer level package may further include an external connection device formed at a top surface of the metal post.
  • Further, the external connection device may be a solder ball.
  • And, in accordance with another aspect of the present invention to achieve the object, there is provided a method for manufacturing a wafer level package including the steps of: forming a redistribution line connected to a top surface of a die pad on a wafer with the die pad; additionally preparing a carrier film having a metal post with a concave central portion on one surface; bonding the metal post to a top surface of the redistribution line; molding a space between the metal posts with a molding resin; and removing the carrier film.
  • Herein, the step of additionally preparing the carrier film having the metal post with the concave central portion includes the steps of: separately preparing a first silicon substrate and a second silicon substrate; separately forming first and second metal post filling spaces which have curved side surfaces and are spread upward by etching portions of the first and second silicon substrates; forming a silicon mold with a metal post filling space of which a central portion is concave by bonding the first silicon substrate to the second silicon substrate to contact bottom surfaces thereof to each other; adhering a carrier film coated with metal to one surface of the silicon mold; forming a metal post by plating the metal post filling space of the silicon mold with metal; and selectively removing the silicon mold.
  • Further, in the step of separately forming the first and second metal post filling spaces which have the curved side surfaces and are spread upward by etching portions of the first and second silicon substrates, the first and second silicon substrates may be etched by an RIE (Reactive Ion Etching) method.
  • Further, before forming the redistribution line, the method may further include a step of: forming a protection layer including a via hole to expose a portion of a top surface of a die pad on a wafer with the die pad.
  • Further, after removing the carrier film, the method may further include a step of: forming an external connection device on a top surface of the metal post.
  • And, in accordance with still another aspect of the present invention to achieve the object, there is provided a method for manufacturing a wafer level package including the steps of: forming a redistribution line connected to a top surface of a die pad on a wafer with the die pad; forming a molding resin with a metal post filling space, which exposes a portion of a top surface of the redistribution line, has a curved side surface, and is spread upward, on an upper part of the wafer having the redistribution line; and forming a metal post by plating the metal post filling space with metal.
  • Herein, the step of forming the molding resin with the metal post filling space may include the steps of: forming the molding resin on the entire surface of the wafer having the redistribution line; and imprinting the molding resin by using a mold provided with an uneven portion of the same shape as that of the metal post filling space on the surface.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • These and/or other aspects and advantages of the present general inventive concept will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
  • FIG. 1 is a cross sectional view illustrating a structure of a wafer level package in accordance with an embodiment of the present invention;
  • FIG. 2 and FIG. 3 are perspective views illustrating structures of metal posts in accordance with the embodiment of the present invention;
  • FIG. 4 is a cross sectional view illustrating a structure of a wafer level package in accordance with another embodiment of the present invention;
  • FIG. 5 to FIG. 13 are cross sectional views sequentially illustrating a method of manufacturing a wafer level package in accordance with an embodiment of the present invention; and
  • FIG. 14 to FIG. 21 are cross sectional views sequentially illustrating a method of manufacturing a wafer level package in accordance with another embodiment of the present invention.
    •  DETAILED DESCRIPTION OF THE PREFERABLE EMBODIMENTS
  • Hereinafter, a matter regarding to an operation effect including a technical configuration to achieve the object of a wafer level package and a method of manufacturing the same in accordance with the present invention will be appreciated clearly through the following detailed description with reference to the accompanying drawings illustrating preferable embodiments of the present invention.
  • A Structure of a Wafer Level Package
  • First of all, a wafer level package in accordance with an embodiment of the present invention will be described in detail with reference to FIG. 1 to FIG. 4.
  • FIG. 1 is a cross sectional view illustrating a structure of a wafer level package in accordance with an embodiment of the present invention, FIG. 2 and FIG. 3 are perspective views illustrating structures of metal posts in accordance with the embodiment of the present invention, FIG. 4 is a cross sectional view illustrating a structure of a wafer level package in accordance with another embodiment of the present invention, FIG. 5 to FIG. 13 are cross sectional views sequentially illustrating a method of manufacturing a wafer level package in accordance with an embodiment of the present invention and FIG. 14 to FIG. 21 are cross sectional views sequentially illustrating a method of manufacturing a wafer level package in accordance with another embodiment of the present invention.
  • First of all, as shown in FIG. 1, the wafer level package in accordance with the embodiment of the present invention, includes a wafer 10 with a plurality of die pads 11 on one surface, a protection layer 12 which is formed on the wafer 10 and has via holes 12 a to expose a portion of a top surface of each of the die pads 11, a distribution line 13 formed on the protection layer 12 to be connected to the top surfaces of the die pads 11 exposed by the via holes 12 a, and metal posts 15 connected to a top surface of the distribution line 13.
  • Herein, the wafer 10 may use a silicon wafer or the like and the die pads 11 may be made of aluminum(Al) or the like.
  • The protection layer 12 may be formed by polyimide, a silicon nitride layer, a silicon oxide layer or the like.
  • The redistribution line 13 may be made of metal such as copper.
  • Further, the metal posts 15 may be formed through copper-plating or the like.
  • And, a molding resin 14, which is made of epoxy resin or the like, is formed between the metal posts 15.
  • An external connection device 16 for connection to a wiring substrate(not shown in the drawing) is formed on a top surface of the metal post 15. The external connection device 16 may be formed by a solder ball or the like.
  • Particularly, in the wafer level package in accordance with the embodiment of the present invention, the metal post 15 may have a flexure hinge structure.
  • Herein, the flexure hinge structure of the metal post 15, as shown in FIG. 1, may have a concave central portion.
  • For example, FIG. 2 and FIG. 3 are perspective views illustrating the structures of the metal posts in accordance with the embodiment of the present invention and the metal post 15, as shown in FIG. 2, may have a two-axis circular type flexure hinge structure in which a side surface is curved and a central portion is concave or as shown in FIG. 3, have a one-axis elliptical type flexure hinge structure in which a central side surface is curved and concave.
  • Further, although not shown in the drawings, the metal post 15 may have a one-axis circular type or two-axis elliptical type flexure hinge structure or the like as well as the above-mentioned structures.
  • Further, the flexure hinge structure of the metal post 15, as shown in FIG. 4, has a curved side surface and is spread upward.
  • As described above, in the wafer level package in accordance with the embodiment of the present invention, the metal post 15 can play a role of a buffer for preventing deformation of the package due to a CTE mismatch between the wafer level package and a wiring substrate(not shown in the drawings) although the metal post 150 is formed at a low height without the need for increasing the height of the metal post 15 by changing the structure of the metal post 15 into the flexure hinge structure with the concave central portion, and so on unlike a conventional cylindrical structure.
  • Therefore, the present invention has an advantage of securing reliability of the wafer level package without increasing the height of the metal post 15.
  • Further, the metal post 15 of the wafer level package in accordance with the embodiment of the present invention has excellent buffering capability to external impact by having the above-mentioned flexure hinge structure, thereby improving reliability of a drop test or the like.
  • And, it is possible to reduce a material cost and a time of a plating process in comparison with the cylindrical structure of the conventional metal post.
  • A Method of Manufacturing a Wafer Level Package
  • Hereinafter, a method of manufacturing the wafer level package shown in FIG. 1 will be described in detail with reference to FIG. 5 to FIG. 13.
  • FIG. 5 to FIG. 13 are cross sectional views sequentially illustrating the method of manufacturing the wafer level package in accordance with an embodiment of the present invention.
  • First of all, although not shown in the drawings, a wafer 10 with die pads 11 on one surface is prepared. Then, after forming a protection layer 12 on the wafer with the die pads 11, via holes 12 a are formed to expose a portion of a top surface of each of the die pads 11 by removing a portion of the protection layer 12.
  • Then, a redistribution line 13, which is connected to top surfaces of the die pads 11, is formed on the protection layer 12 including the via holes 12 a.
  • As described above, after forming the redistribution line 13 connected to the top surfaces of the die pads 11 on the wafer 10 with the die pads 11, as shown in FIG. 5, a first silicon substrate 201 and a second silicon substrate 202 are prepared separately.
  • Then, as shown in FIG. 6, first and second metal post filling spaces 201 a and 202 a, which have curved side surfaces and are spread upward, are separately formed by etching portions of the first and second silicon substrates 201 and 202 by an RIE method or the like.
  • Then, as shown in FIG. 7, silicon molds 200 are formed to have metal post filling spaces 200 a of which central portions are concave by bonding the first silicon substrate 201 to the second silicon substrate 202 to contact bottom surfaces thereof to each other.
  • Then, an adhesive 203 is coated on the one surfaces of the silicon molds 200.
  • Then, as shown in FIG. 8, a carrier film 205 coated with metal 204 is adhered to the one surfaces of the silicon molds 200. At this time, the metal 204 is positioned to be in contact with the surfaces of the silicon molds 200.
  • The metal 204 may play a role of a plating seed layer in the following metal plating process. The carrier film 205 may be made of resin or the like.
  • Then, as shown in FIG. 9, the metal post filling spaces 200 a of the silicon molds 200 are plated with metal such as copper(Cu), thus forming metal posts 15 of which central portions are concave.
  • Then, as shown in FIG. 10, the silicon molds are selectively etched and removed, thus preparing the carrier film 205 which includes the metal posts 15 with the concave central portions on one surface.
  • Then, as shown in FIG. 11, the metal posts 15 formed on the carrier film 205 are bonded to a top surface of the previously prepared redistribution line 13 of the wafer 10.
  • Then, as shown in FIG. 12, spaces between the metal posts 15 are molded with a mold resin 14.
  • Then, as shown in FIG. 13, the carrier film 205 including the metal 204 is removed. Then, as shown in the above-mentioned FIG. 1, an external connection device 16 for connection to a wiring substrate(not shown) is formed on a top surface of the metal post 15.
  • As described above, in accordance with the embodiment of the present invention, it is possible to reduce a material cost of the metal post 15 or the like by forming the central portion of the metal post 15 in a concave shape, thereby reducing a manufacture cost of the wafer level package.
  • Further, the metal post 15 with the concave central portion can play a role of a buffer to deformation of the package due to a CTE mismatch between the wafer level package and the wiring substrate.
  • Hereinafter, a method of manufacturing the wafer level package shown in the above-mentioned FIG. 4 will be described in detail with reference to FIG. 14 to FIG. 21.
  • FIG. 14 to FIG. 21 are cross sectional views sequentially illustrating the method of manufacturing the wafer level package in accordance with another embodiment of the present invention.
  • First of all, as shown in FIG. 14, a wafer 10 with die pads 11 on one surface is prepared.
  • Then, as shown in FIG. 15, after forming a protection layer 12 on the entire upper part of the wafer 10 with the die pads 11, via holes 12 a are formed to expose a portion of a top surface of each of the die pads 11 by removing a portion of the protection layer 12.
  • Then, as shown in FIG. 16, a redistribution line 13, which is connected to the top surfaces of the die pads 11, is formed on the protection layer including the via holes 12 a.
  • Then, as shown in FIG. 17, a molding resin 14 is formed on the entire surface of the wafer 10 including the redistribution line 13.
  • Then, as shown in FIG. 18 and FIG. 19, the molding resin 14 is imprinted by using a mold 100 which includes a plurality of uneven portions 100 a of a predetermined shape on the surface.
  • Herein, the uneven portion 100 a of the mold 100 has the same shape as that of the metal post 15 to be formed, for example, it is preferable that a side surface of the uneven portion is curved and the uneven portion is spread upward.
  • After the imprinting process is completed, as shown in FIG. 20, a metal post filling space 14 a, which exposes a portion of the top surface of the redistribution line 13, has a curved side surface, and is spread upward, may be prepared in the molding resin 14.
  • Then, after performing a demolding process to remove the mold 100, the molding resin 14 is cured.
  • Then, as shown in FIG. 21, the metal posts 15 are formed by plating the metal post filling spaces 14 a with the metal.
  • As described above, the metal post 15 can play a role of a buffer to deformation of the package due to a CTE mismatch between the wafer level package and the wiring substrate and reduce a plating material cost, a lead time, and so on in comparison with a conventional cylindrical metal post by having the curved side surface and being spread upward.
  • Then, as shown in the above-mentioned FIG. 4, external connection devices 16 for connection to the wiring substrate(not shown) are formed on the top surfaces of the metal posts 15.
  • As described above, in accordance with the present invention, the wafer level package and the method of manufacturing the same can prevent the deformation of the package due to the CTE mismatch between the wafer level package and the wiring substrate although the height of the metal post is reduced by forming the metal post in the flexure hinge structure of which the central portion is concave or the like, thereby securing the reliability.
  • Further, the prevent invention can improve the buffering capability to the external impact by forming the metal post in the flexure hinge structure, thereby enhancing the reliability of the drop test of the package or the like.
  • In addition, the metal post structure of the present invention can reduce the material cost in the plating process for forming the metal post and the time of the plating process by reducing the volume and the height thereof in comparison with the conventional cylindrical structure.
  • As described above, although the preferable embodiments of the present invention have been shown and described, it will be appreciated by those skilled in the art that substitutions, modifications and changes may be made in this embodiment without departing from the principles and spirit of the general inventive concept, the scope of which is defined in the appended claims and their equivalents.

Claims (13)

1. wafer level package comprising:
a wafer including a die pad;
a redistribution line formed to be connected on a top surface of the die pad;
a metal post connected to a top surface of the redistribution line and formed in a flexure hinge structure; and
a molding resin formed between the metal posts.
2. The wafer level package according to claim 1, wherein the flexure hinge structure of the metal post includes a concave central portion.
3. The wafer level package according to claim 1, wherein the flexure hinge structure of the metal post includes a curved side surface and is spread upward.
4. The wafer level package according to claim 1, further comprising:
a protection layer which is formed between the wafer and the redistribution line and includes a via hole to expose a portion of a top surface of the die pad.
5. The wafer level package according to claim 1, further comprising:
an external connection device formed at a top surface of the metal post.
6. The wafer level package according to claim 5, wherein the external connection device is a solder ball.
7. A method for manufacturing a wafer level package comprising:
forming a redistribution line connected to a top surface of a die pad on a wafer with the die pad;
additionally preparing a carrier film including a metal post with a concave central portion on one surface;
bonding the metal post to a top surface of the redistribution line;
molding a space between the metal posts with a molding resin; and
removing the carrier film.
8. The method according to claim 7, wherein the additionally preparing the carrier film including the metal post with the concave central portion includes:
separately preparing a first silicon substrate and a second silicon substrate;
separately forming first and second metal post filling spaces which include curved side surfaces and are spread upward by etching portions of the first and second silicon substrates;
forming a silicon mold with a metal post filling space of which a central portion is concave by bonding the first silicon substrate to the second silicon substrate to contact bottom surfaces thereof to each other;
adhering a carrier film coated with metal to one surface of the silicon mold;
forming a metal post by plating the metal post filling space of the silicon mold with metal; and
selectively removing the silicon mold.
9. The method according to claim 8, wherein in the separately forming the first and second metal post filling spaces which include the curved side surfaces and are spread upward by etching the portions of the first and second silicon substrates,
the first and second silicon substrates are etched by an RIE(Reactive Ion Etching) method.
10. The method according to claim 7, before forming the redistribution line, further comprising:
forming a protection layer including a via hole to expose a portion of a top surface of a die pad on a wafer with the die pad.
11. The method according to claim 7, after removing the carrier film, further comprising:
forming an external connection device on a top surface of the metal post.
12. A method for manufacturing a wafer level package comprising:
forming a redistribution line connected to a top surface of a die pad on a wafer with the die pad;
forming a molding resin with a metal post filling space, which exposes a portion of a top surface of the redistribution line, includes a curved side surface, and is spread upward, on an upper part of the wafer including the redistribution line; and
forming a metal post by plating the metal post filling space with metal.
13. The method according to claim 12, wherein the forming the molding resin with the metal post filling space includes:
forming the molding resin on the entire surface of the wafer including the redistribution line; and
imprinting the molding resin by using a mold provided with an uneven portion of the same shape as that of the metal post filling space on the surface.
US12/289,702 2008-09-03 2008-10-31 Wafer level package and method of manufacturing the same Abandoned US20100052164A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/137,984 US8283251B2 (en) 2008-09-03 2011-09-22 Method of manufacturing wafer level package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2008-0086737 2008-09-03
KR1020080086737A KR101214746B1 (en) 2008-09-03 2008-09-03 Wafer level package and method of manufacturing the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/137,984 Division US8283251B2 (en) 2008-09-03 2011-09-22 Method of manufacturing wafer level package

Publications (1)

Publication Number Publication Date
US20100052164A1 true US20100052164A1 (en) 2010-03-04

Family

ID=41724099

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/289,702 Abandoned US20100052164A1 (en) 2008-09-03 2008-10-31 Wafer level package and method of manufacturing the same
US13/137,984 Active US8283251B2 (en) 2008-09-03 2011-09-22 Method of manufacturing wafer level package

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/137,984 Active US8283251B2 (en) 2008-09-03 2011-09-22 Method of manufacturing wafer level package

Country Status (3)

Country Link
US (2) US20100052164A1 (en)
JP (3) JP2010062510A (en)
KR (1) KR101214746B1 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100187677A1 (en) * 2009-01-28 2010-07-29 Samsung Electro-Mechanics Co., Ltd. Wafer level package and method of manufacturing the same
US20130249078A1 (en) * 2012-03-21 2013-09-26 Dong Ju Jeon Integrated circuit packaging system with support structure and method of manufacture thereof
US20160049330A1 (en) * 2014-08-14 2016-02-18 Taiwan Semiconductor Manufacturing Co., Ltd Structure and formation method of damascene structure
US20160218020A1 (en) * 2015-01-27 2016-07-28 National Center For Advanced Packaging Co., Ltd. Method of manufacturing fan out wafer level package
US9870997B2 (en) * 2016-05-24 2018-01-16 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package and method of fabricating the same
US9991245B2 (en) 2015-01-08 2018-06-05 Samsung Electronics Co., Ltd. Semiconductor packages with heat dissipation layers and pillars and methods for fabricating the same
US10388619B2 (en) 2014-11-07 2019-08-20 Amkor Technology, Inc. Method of manufacturing a semiconductor device and interconnection structures thereof
CN110233112A (en) * 2018-03-06 2019-09-13 矽品精密工业股份有限公司 Electronic packing piece and its preparation method
US11088101B2 (en) * 2019-06-17 2021-08-10 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method of manufacturing the same
US11094659B2 (en) * 2019-09-30 2021-08-17 Texas Instruments Incorporated Microelectronic device with pillars having flared ends

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104412029A (en) * 2012-06-28 2015-03-11 英特曼帝克司公司 Linear led lighting arrangement including light emitting phosphor
JP6112857B2 (en) * 2012-12-25 2017-04-12 新光電気工業株式会社 Wiring board and manufacturing method thereof
JP2015072983A (en) * 2013-10-02 2015-04-16 イビデン株式会社 Printed wiring board, manufacturing method of printed wiring board, and package-on-package
JP6364762B2 (en) * 2013-12-19 2018-08-01 富士通株式会社 Manufacturing method of electronic device
US9230936B2 (en) * 2014-03-04 2016-01-05 Qualcomm Incorporated Integrated device comprising high density interconnects and redistribution layers
US10115647B2 (en) * 2015-03-16 2018-10-30 Taiwan Semiconductor Manufacturing Company, Ltd. Non-vertical through-via in package
US10062626B2 (en) * 2016-07-26 2018-08-28 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
WO2018186240A1 (en) * 2017-04-07 2018-10-11 株式会社村田製作所 Acoustic wave device
WO2020179874A1 (en) * 2019-03-06 2020-09-10 日立化成株式会社 Method for manufacturing electronic component device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6400172B1 (en) * 1997-12-18 2002-06-04 Micron Technology, Inc. Semiconductor components having lasered machined conductive vias
US6469394B1 (en) * 2000-01-31 2002-10-22 Fujitsu Limited Conductive interconnect structures and methods for forming conductive interconnect structures
US20030227079A1 (en) * 2002-06-11 2003-12-11 Micron Technology, Inc. Super high density module with integrated wafer level packages
US20080174012A1 (en) * 2007-01-23 2008-07-24 Seiko Epson Corporation Semiconductor device manufacturing method, semiconductor device, and wiring board

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3057130B2 (en) * 1993-02-18 2000-06-26 三菱電機株式会社 Resin-sealed semiconductor package and method of manufacturing the same
JPH11168116A (en) 1997-12-04 1999-06-22 Mitsui High Tec Inc Electrode bump for semiconductor chip
JP4416875B2 (en) * 1998-09-30 2010-02-17 イビデン株式会社 Semiconductor chip and semiconductor device manufacturing method
JP3548082B2 (en) * 2000-03-30 2004-07-28 三洋電機株式会社 Semiconductor device and manufacturing method thereof
JP4129971B2 (en) * 2000-12-01 2008-08-06 新光電気工業株式会社 Wiring board manufacturing method
KR100568006B1 (en) 2003-12-12 2006-04-07 삼성전자주식회사 Forming Method for Concave Solder Bump Structure of Flip Chip Package
JP2006100463A (en) * 2004-09-29 2006-04-13 Ibiden Co Ltd Interlayer insulating layer for printed wiring board, printed wiring board and manufacturing method thereof
JP4453533B2 (en) * 2004-12-07 2010-04-21 パナソニック株式会社 Protruding electrode for connecting electronic parts and method for manufacturing the same
JP2008016444A (en) * 2006-06-09 2008-01-24 Semiconductor Energy Lab Co Ltd Manufacturing method of semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6400172B1 (en) * 1997-12-18 2002-06-04 Micron Technology, Inc. Semiconductor components having lasered machined conductive vias
US6469394B1 (en) * 2000-01-31 2002-10-22 Fujitsu Limited Conductive interconnect structures and methods for forming conductive interconnect structures
US20030227079A1 (en) * 2002-06-11 2003-12-11 Micron Technology, Inc. Super high density module with integrated wafer level packages
US20080174012A1 (en) * 2007-01-23 2008-07-24 Seiko Epson Corporation Semiconductor device manufacturing method, semiconductor device, and wiring board

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100187677A1 (en) * 2009-01-28 2010-07-29 Samsung Electro-Mechanics Co., Ltd. Wafer level package and method of manufacturing the same
US9768102B2 (en) * 2012-03-21 2017-09-19 STATS ChipPAC Pte. Ltd. Integrated circuit packaging system with support structure and method of manufacture thereof
US20130249078A1 (en) * 2012-03-21 2013-09-26 Dong Ju Jeon Integrated circuit packaging system with support structure and method of manufacture thereof
US10163778B2 (en) * 2014-08-14 2018-12-25 Taiwan Semiconductor Manufacturing Co., Ltd. Structure and formation method of damascene structure
US10867910B2 (en) * 2014-08-14 2020-12-15 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device with damascene structure
US20160049330A1 (en) * 2014-08-14 2016-02-18 Taiwan Semiconductor Manufacturing Co., Ltd Structure and formation method of damascene structure
US10515893B2 (en) 2014-08-14 2019-12-24 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device with damascene structure
US10388619B2 (en) 2014-11-07 2019-08-20 Amkor Technology, Inc. Method of manufacturing a semiconductor device and interconnection structures thereof
US9991245B2 (en) 2015-01-08 2018-06-05 Samsung Electronics Co., Ltd. Semiconductor packages with heat dissipation layers and pillars and methods for fabricating the same
US9773684B2 (en) * 2015-01-27 2017-09-26 National Center For Advanced Packaging Co., Ltd. Method of manufacturing fan out wafer level package
US20160218020A1 (en) * 2015-01-27 2016-07-28 National Center For Advanced Packaging Co., Ltd. Method of manufacturing fan out wafer level package
US9870997B2 (en) * 2016-05-24 2018-01-16 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package and method of fabricating the same
CN110233112A (en) * 2018-03-06 2019-09-13 矽品精密工业股份有限公司 Electronic packing piece and its preparation method
US11088101B2 (en) * 2019-06-17 2021-08-10 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method of manufacturing the same
US11094659B2 (en) * 2019-09-30 2021-08-17 Texas Instruments Incorporated Microelectronic device with pillars having flared ends
US20210375812A1 (en) * 2019-09-30 2021-12-02 Texas Instruments Incorporated Microelectronic device with pillars having flared ends
US11756914B2 (en) * 2019-09-30 2023-09-12 Texas Instruments Incorporated Microelectronic device with pillars having flared ends

Also Published As

Publication number Publication date
JP2012253396A (en) 2012-12-20
JP2013239758A (en) 2013-11-28
JP2010062510A (en) 2010-03-18
US20120015500A1 (en) 2012-01-19
US8283251B2 (en) 2012-10-09
KR20100027716A (en) 2010-03-11
JP5405638B2 (en) 2014-02-05
KR101214746B1 (en) 2012-12-21

Similar Documents

Publication Publication Date Title
US8283251B2 (en) Method of manufacturing wafer level package
US20200294845A1 (en) Wafer Level Chip Scale Packaging Intermediate Structure Apparatus and Method
US8178964B2 (en) Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for WLP and method of the same
US8058098B2 (en) Method and apparatus for fabricating a plurality of semiconductor devices
US8178963B2 (en) Wafer level package with die receiving through-hole and method of the same
US7655501B2 (en) Wafer level package with good CTE performance
US8237257B2 (en) Substrate structure with die embedded inside and dual build-up layers over both side surfaces and method of the same
US7812434B2 (en) Wafer level package with die receiving through-hole and method of the same
US20080217761A1 (en) Structure of semiconductor device package and method of the same
US6818998B2 (en) Stacked chip package having upper chip provided with trenches and method of manufacturing the same
US20080237828A1 (en) Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for wlp and method of the same
US7525185B2 (en) Semiconductor device package having multi-chips with side-by-side configuration and method of the same
US20080157358A1 (en) Wafer level package with die receiving through-hole and method of the same
US20080261346A1 (en) Semiconductor image device package with die receiving through-hole and method of the same
US20080197474A1 (en) Semiconductor device package with multi-chips and method of the same
JP2008211213A (en) Multichip package with reduced structure and forming method thereof
JP5112275B2 (en) Semiconductor device and manufacturing method of semiconductor device
US20080251908A1 (en) Semiconductor device package having multi-chips with side-by-side configuration and method of the same
US20070080434A1 (en) Semiconductor package having an interfacial adhesive layer
US20140027901A1 (en) Package-on-package structures having buffer dams and methods for forming the same
US7772033B2 (en) Semiconductor device with different conductive features embedded in a mold enclosing a semiconductor die and method for making same
US20080197480A1 (en) Semiconductor device package with multi-chips and method of the same
US11462461B2 (en) System in package for lower z height and reworkable component assembly
US8823170B2 (en) Apparatus and method for three dimensional integrated circuits
TW201637147A (en) A semiconductor package using a contact in a plated sidewall encapsulant opening

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD.,KOREA, REPUBLI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SEUNG SEOUP;YI, SUNG;REEL/FRAME:021832/0760

Effective date: 20081008

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION