US20110074466A1 - Apparatus for metastability-hardened storage circuits and associated methods - Google Patents
Apparatus for metastability-hardened storage circuits and associated methods Download PDFInfo
- Publication number
- US20110074466A1 US20110074466A1 US12/568,567 US56856709A US2011074466A1 US 20110074466 A1 US20110074466 A1 US 20110074466A1 US 56856709 A US56856709 A US 56856709A US 2011074466 A1 US2011074466 A1 US 2011074466A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- output
- physical
- metastability
- split
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/35613—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit the input circuit having a differential configuration
- H03K3/356139—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit the input circuit having a differential configuration with synchronous operation
Definitions
- the disclosed concepts relate generally to storage circuits and, more particularly, to apparatus for metastability-hardened storage circuits, and associated methods.
- Advanced ICs can include hundreds of millions of transistors.
- the relatively large number of transistors enables circuit designers to integrate a relatively large number of functions.
- CMOS complementary metal oxide semiconductor
- a metastability-hardened storage circuit includes an inverting circuit (or alternatively, a non-inverting circuit).
- the inverting circuit (or non-inverting circuit) has a logical input that is split into a pair of physical inputs.
- a metastability-hardened storage circuit includes an inverting circuit (or alternatively, a non-inverting circuit).
- the inverting circuit (or non-inverting circuit) has a logical output that is split into a pair of physical outputs.
- an integrated circuit includes a circuit that has a logical input and a logical output.
- the logical output is split into a high-bias physical output and a low-bias physical output.
- the output voltage of the high-bias physical output is higher than the output voltage of the low-bias physical output.
- a method of metastability-hardening a storage circuit in an electronic circuit includes splitting a logical input of an inverting circuit (or alternatively, a non-inverting circuit). More specifically, the logical input is split into a pair of physical inputs.
- FIG. 1 illustrates a metastability-hardened storage circuit according to an exemplary embodiment.
- FIGS. 2A and 2B depict, respectively, a conventional inverter, and its CMOS implementation.
- FIGS. 3-6 show inverters with split inputs and/or outputs according to exemplary embodiments.
- FIGS. 7A and 7B illustrate, respectively, depict, respectively, a conventional NAND gate, and its CMOS implementation.
- FIGS. 8A and 8B show, respectively, a NAND gate with a split input, and its CMOS implementation, according to an exemplary embodiment.
- FIGS. 9A and 9B illustrate, respectively, a NAND gate with a split input and a split output, and its CMOS implementation, according to an exemplary embodiment.
- FIGS. 10A and 10B depict, respectively, a conventional latch, and its CMOS implementation.
- FIGS. 11A and 11B show, respectively, a latch and its CMOS implementation, according to an exemplary embodiment.
- FIG. 12 illustrates a conventional flip-flop.
- FIG. 13 depicts a flip-flop according to an exemplary embodiment.
- FIG. 14 shows a flip-flop according to another exemplary embodiment.
- FIG. 15 illustrates an exemplary CMOS implementation of the flip-flop of FIG. 14 , according to an exemplary embodiment.
- FIG. 16 depicts a flip-flop according to another exemplary embodiment.
- the disclosed concepts relate generally to storage circuits, such as latches and flip-flops. More specifically, the disclosed concepts provide apparatus and methods for metastability-hardened storage circuits, e.g., latches and flip-flops.
- the disclosed storage circuits use circuitry that has an additional input and/or circuitry that has an additional output in order to accomplish metastability-hardness.
- the circuitry with the additional input may constitute an inverting circuit.
- the circuitry with the additional input may constitute an inverting circuit (or element or cell).
- metastability-hardened storage circuits include a cascade-coupled pair of inverting circuits.
- One of the inverting circuits includes an additional input.
- Another of the inverting circuits includes an additional output.
- One of the inputs an n-type metal oxide semiconductor (NMOS) input feeds primarily NMOS transistors within the circuitry (for example, the NMOS transistor in an inverter).
- NMOS n-type metal oxide semiconductor
- PMOS p-type metal oxide semiconductor
- the output voltage of the high-bias output is higher than the output voltage of the low-bias output when circuitry within the storage circuit is in or near a metastable state.
- FIG. 1 illustrates a metastability-hardened storage circuit 10 according to an exemplary embodiment.
- Storage circuit 10 includes cross-coupled inverting circuits 12 and 14 , which form a latch.
- inverting circuitry suitable for implementing inverting circuits 12 and 14 include inverters, NAND gates (providing logical inversion with respect to at least one input), NOR gates (providing logical inversion with respect to at least one input), and the like, as persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand.
- inverting circuit 12 produces at an output the logical complement of a signal applied to an input of inverting circuit 12 .
- inverting circuit 14 produces at an output the logical complement of a signal applied to an input of inverting circuit 14 .
- inverting circuits 12 and 14 may include one or more logic elements or circuits, as desired, and as persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand.
- Inverting circuit 12 and/or inverting circuit 14 may include a single gate (or logic element or circuit).
- inverting circuit 12 and/or inverting circuit 14 may include an inverter.
- inverting circuit 12 and/or inverting circuit 14 may include a plurality of gates (or logic elements or circuits). Examples include an AND gate coupled to an inverter, an OR gate coupled to an inverter, and the like, as persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand.
- Inverting circuit 12 includes a set of one or more PMOS transistors 12 A, and a set of one or more NMOS transistors 12 B.
- inverting circuit 14 includes a set of one or more PMOS transistors 14 A, and a set of one or more NMOS transistors 14 B.
- Inverting circuit 12 has an additional input. More specifically, inverting circuit 12 has logical input A split into physical inputs A 1 and A 2 . Conversely, inverting circuit 14 has an additional output. Thus, inverting circuit 14 has logical output B split into physical outputs B 1 and B 2 .
- the split output of inverting circuit 14 couples to the split input of inverting circuit 12 .
- output B 1 of inverting circuit 14 couples to input A 1 of inverting circuit 12 .
- output B 2 of inverting circuit 14 couples to input B 2 of inverting circuit 12 .
- inverting circuit 12 may split an output of inverting circuit 12 , as desired. Furthermore, one may split an input of inverting circuit 14 , as desired. Thus, one may couple the split output of inverting circuit 12 to the split input of inverting circuit 14 , as desired.
- the improved drive strength helps improve the metastability hardness of inverting circuit 12 and/or inverting circuit 14 .
- the output voltage of the high-bias output is higher than the output voltage of the low-bias output when the inverting circuit (e.g., inverting circuit 12 or inverting circuit 14 ) is in or near a metastable state.
- the high-bias outputs couple to the inputs of inverting circuit 12 and/or inverting circuit 14 that drive NMOS transistors 12 B and 14 B, respectively.
- the low-bias outputs couple to the inputs of inverting circuit 12 and/or inverting circuit 14 that drive PMOS transistors 12 A and 14 A, respectively.
- This configuration increases the gate voltages of the NMOS and PMOS transistors that comprise inverting circuits 12 and 14 .
- One example constitutes an inverter.
- FIGS. 2A and 2B show, respectively, a conventional inverter 20 , and its complementary metal oxide semiconductor (CMOS) implementation.
- CMOS complementary metal oxide semiconductor
- the details of the circuitry and the operation of the inverter in FIGS. 2A and 2B fall within the knowledge of persons of ordinary skill in the art.
- inverter 20 includes a single physical input, and a single physical output.
- FIGS. 3-6 provide examples according to exemplary embodiments.
- FIG. 3A shows an inverter 22 with a split output. More specifically, inverter 22 has a logical output split into two physical outputs, labeled as “Out ⁇ ” (low-bias) and “Out+” (high-bias).
- FIG. 3B shows a CMOS implementation of the inverter shown in FIG. 3A .
- inverter 22 may implement inverter 22 in a variety of ways, and FIG. 3B shows merely an exemplary implementation.
- inverter 22 includes two inverters, 22 A and 22 B. Furthermore, the NMOS transistor in inverter 22 A has twice (or other desired multiple) the size of the PMOS transistor, whereas the PMOS transistor in inverter 22 B has twice (or other desired multiple) the size of the NMOS transistor.
- One of the physical inverters e.g., inverter 22 B
- the second physical inverter e.g., inverter 22 A
- the output voltage of the high-bias output is higher than the output voltage of the low-bias output when inverter 22 is in or near a metastable state.
- physical inverter 22 B which feeds the high-bias output “Out+” has a PMOS device that is relatively twice as strong (twice the current drive capability) as the corresponding NMOS device.
- physical inverter 22 A feeding the low-bias output “Out ⁇ ” has an NMOS device that is relatively twice as strong as the corresponding PMOS device.
- the two physical inverters are implemented such that the first physical inverter has a higher switching threshold than the second physical inverter.
- FIGS. 4A-4B illustrate an inverter with a split output according to another exemplary embodiment.
- FIG. 4A shows an inverter 30 with a split output.
- Inverter 30 has a logical output split into two physical outputs, labeled as “Out ⁇ ” (low-bias) and “Out+” (high-bias).
- FIG. 4B shows a CMOS implementation of the inverter shown in FIG. 4A .
- the implementation shown in FIG. 4B addresses the fact that, for CMOS processes that have a relatively high level of on-die process variation, one may not be able to reliably adjust the relative drive strengths of individual NMOS and PMOS devices. By using the configuration shown in FIG. 4B , one avoids the need for matching devices with relatively high accuracy.
- FIG. 4B shows merely an exemplary implementation.
- FIG. 4B The exemplary implementation of FIG. 4B includes two PMOS devices, and two NMOS devices, coupled as shown in the figure.
- inverter 30 When inverter 30 is in a metastable condition, all four transistors are on. As a result, the output voltage of the high-bias output to be greater than the voltage of the low-bias output. The mismatch in the output voltages helps decrease the amount of time that inverter 30 spends in the metastable condition.
- FIGS. 5A-5B illustrate an inverter with a split output according to another exemplary embodiment.
- FIG. 5A shows an inverter 34 with a split output.
- Inverter 34 has a logical output split into two physical outputs, labeled as “Out ⁇ ” (low-bias) and “Out+” (high-bias).
- FIG. 5B shows a CMOS implementation of the inverter shown in FIG. 5A .
- inverter 34 may implement inverter 34 in a variety of ways, and FIG. 5B shows merely an exemplary implementation.
- inverter 34 includes resistor (or generally, a resistive circuit or element) 36 .
- Resistor 36 is coupled to the drain of the PMOS device and the drain of the NMOS device in inverter 34 .
- the high-bias output “Out+” is coupled to the drain of the PMOS device and the low-bias output “Out ⁇ ” is coupled to the drain of the NMOS device.
- inverter 34 When inverter 34 is in a metastable condition, both the NMOS and PMOS devices are on, and current flows through resistor 36 . The flow of current through resistor 36 causes the output voltage of the high-bias output to be greater than the voltage of the low-bias output. The mismatch in the output voltages helps decrease the amount of time that inverter 34 spends in the metastable condition.
- resistor 36 may implement resistor 36 in a variety of ways, as desired.
- resistor 36 may implement resistor 36 as a combination of a resistor, one or more diodes, a second PMOS device with its gate tied to circuit ground (GND), or an NMOS device with its gate tied to the supply voltage (V DD ).
- FIGS. 6A-6B illustrate an inverter with a split output according to another exemplary embodiment.
- FIG. 6A shows an inverter 40 with a split output.
- Inverter 40 has a logical output split into two physical outputs, labeled as “Out ⁇ ” (low-bias) and “Out+” (high-bias).
- FIG. 6B shows a CMOS implementation of the inverter shown in FIG. 6A .
- inverter 40 may implement inverter 40 in a variety of ways.
- FIG. 6B shows merely an exemplary implementation.
- inverter 40 includes resistive circuit or element 36 .
- Resistive circuit 36 is coupled to the drain of the PMOS device and the drain of the NMOS device in inverter 40 .
- the high-bias output “Out+” is coupled to the drain of the PMOS device and the low-bias output “Out ⁇ ” is coupled to the drain of the NMOS device.
- Resistive circuit 36 includes a PMOS transistor coupled in parallel with an NMOS transistor.
- the gate of the NMOS transistor couples to the supply voltage (V DD ), and the gate of the PMOS couples to circuit ground (GND).
- V DD supply voltage
- GND circuit ground
- inverter 40 when inverter 40 is in a metastable condition, all transistors in inverter 40 are on, and current flows through resistive circuit 36 . Similar to the circuit in FIG. 5B , the flow of current through resistive circuit 36 causes the output voltage of the high-bias output to be greater than the voltage of the low-bias output. The mismatch in the output voltages helps decrease the amount of time that inverter 40 spends in the metastable condition.
- FIGS. 7A and 7B show, respectively, a conventional NAND gate 45 , and its CMOS implementation.
- the details of the circuitry and the operation of the inverter in FIGS. 7A and 7B fall within the knowledge of persons of ordinary skill in the art.
- NAND gate 45 includes two physical inputs, and a single physical output.
- FIGS. 8-9 provide examples according to exemplary embodiments.
- FIG. 8A illustrates a NAND gate 50 with a logical input split into two physical inputs, according to an exemplary embodiment.
- FIG. 8B shows a CMOS implementation of NAND gate 50 , according to an exemplary embodiment.
- FIG. 8B shows merely an exemplary implementation.
- NAND gate 50 has two logical inputs, A and B.
- Logical input A corresponds to physical input A.
- Logical input B is implemented as a split input, i.e., as physical inputs B ⁇ and B+.
- the physical NMOS input (feeding the NMOS transistors in FIG. 8B ) is labeled with a “+,” and the physical PMOS input (feeding the PMOS transistors in FIG. 8B ) is labeled with a “ ⁇ .”
- the physical signals labeled “B+” and “B ⁇ ” correspond to the split logical signal B.
- FIG. 9A illustrates a NAND gate 55 with a logical input split into two physical inputs, according to an exemplary embodiment.
- the split inputs of NAND gate 55 are similar to the split inputs of NAND gate 50 (see FIGS. 8A-8B ).
- NAND gate 55 has two logical inputs, A and B.
- Logical input A corresponds to physical input A.
- Logical input B is implemented as a split input, i.e., as physical inputs B ⁇ and B+.
- FIG. 9B shows a CMOS implementation of NAND gate 55 , according to an exemplary embodiment.
- NAND gate 55 may implement in a variety of ways, and FIG. 9B shows merely an exemplary implementation.
- the physical NMOS input (feeding the NMOS transistors in FIG. 9B ) is labeled with a “+,” and the physical PMOS input (feeding the PMOS transistors in FIG. 9B ) is labeled with a “ ⁇ .”
- the physical signals labeled “B+” and “B ⁇ ” correspond to the split logical signal B.
- NAND gate 55 also has a split output. More specifically, the logical output of NAND gate 55 is split into two physical outputs: low-bias output (Out ⁇ ), and high-bias output (Out+).
- NAND gate 55 includes resistive circuit 36 .
- resistive circuit 36 includes a PMOS transistor coupled in parallel with an NMOS transistor.
- the gate of the NMOS transistor couples to the supply voltage (V DD ), and the gate of the PMOS couples to circuit ground (GND).
- V DD supply voltage
- GND circuit ground
- the storage circuits include latches and flip-flops.
- FIGS. 10A and 10B depict, respectively, a conventional latch 60 , and its CMOS implementation.
- the details of the circuitry and the operation of the latch in FIGS. 10A and 10B fall within the knowledge of persons of ordinary skill in the art.
- latch 60 includes unsplit (i.e., logical and physical signals connect to the same electrical node) physical inputs, and output(s).
- storage circuits include two inverting circuits (e.g., gates, inverters).
- the two inverting gates are cross-coupled so that the high-bias output of the first inverting circuit is physically coupled to the NMOS input of the second inverting circuit.
- the low-bias output of the first inverting circuit is physically coupled to the PMOS input of the second inverting circuit.
- the logical output of the inverting circuit is logically coupled to the logical input of the second inverting circuit.
- the logical output of the first inverting circuit and/or the logical output of the second inverting circuit may also be split into two physical outputs (i.e., high-bias and low-bias outputs).
- one or more logical inputs of the first inverting circuit and/or one or more logical inputs of the second inverting circuit may also be split into two physical inputs (i.e., physical NMOS input and physical PMOS input, respectively). If so, the high-bias output of the first inverting circuit may be physically coupled to the NMOS input of the second inverting circuit. Conversely, the low-bias output of the first inverting circuit may be physically coupled to the PMOS input of the second inverting circuit.
- either of the inverting circuits element may have one or more additional inputs that can force the output of that element to either a logical 0 or a logical 1, or to a function of one or more of the other inputs, etc., as desired.
- additional inputs can be used to clear or set (or preset) the cross-coupled latch, as persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand.
- the logical output of the latch may be split.
- the physical output of the latch may be coupled to either the high-bias or low-bias outputs of the first or second inverting circuit.
- metastability-hardened latches when the latch is in a metastable state, both the PMOS and NMOS devices in the cross-coupled inverting path through the first inverting circuit are turned on strongly (due to the voltage bias difference between the split inputs feeding those devices). The high current and subsequently high gain through those devices causes the latch to settle out of its metastability state relatively quickly.
- FIGS. 11A and 11B show, respectively, a metastability-hardened latch 65 and its CMOS implementation, according to an exemplary embodiment.
- Latch 65 includes inverting circuit 12 coupled to inverting circuit 14 .
- Latch 65 has at least one split physical input and at least one split output along the feedback path of the latch.
- inverting circuit 12 includes a complex AND-NOR gate, which includes AND gates 12 K and 12 L, and NOR gate 12 M.
- AND gate 12 K has been physically split.
- the physically split inputs are labeled “+” and “ ⁇ ” and correspond to the NMOS and PMOS inputs, respectively.
- AND gate 12 K performs a logical AND operation of the complement of the clock signal and the output signal of latch 65 (i.e., the split output of inverter 14 K, described below).
- AND gate 12 L performs a logical AND operation of the clock signal and the complement of the Data signal.
- NOR gate 12 M performs a logical NOR operation on the output signals of AND gates 12 K and 12 L and the Clear signal.
- inverting circuit 12 One input of inverting circuit 12 , which is fed by the logical output of inverting circuit 14 , is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively).
- the split input of inverting circuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively.
- Inverting circuit 14 includes inverter 14 K.
- Inverter 14 K has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “ ⁇ ” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways.
- FIG. 11B shows a CMOS implementation of latch 65 , according to an exemplary embodiment.
- latch 65 may implement latch 65 in a variety of ways.
- FIG. 11B shows merely an exemplary implementation.
- inverter 14 K in the feedback path (corresponding to inverter 14 K in FIG. 11A ) is physically implemented in the manner shown in FIGS. 4A and 4B .
- inverter 14 K in a variety of other ways, as desired.
- a clock signal feeds one of the two latches, and the complement of the clock signal clocks the other latch.
- FIG. 12 illustrates a conventional flip-flop 70 .
- the details of the circuitry and the operation of the flip-flop 70 fall within the knowledge of persons of ordinary skill in the art.
- flip-flop 70 includes unsplit (i.e., logical and physical signals connect to the same electrical node) physical inputs, and output(s).
- FIG. 13 depicts a flip-flop 75 according to an exemplary embodiment.
- Flip-flop 75 include a cascade coupling of metastability-hardened latches 65 A and 65 B.
- Each of latches 65 A and 65 B may have the structure and functionality of latch 65 , shown in FIGS. 11A-11B , and described above.
- flip-flop 75 includes latches that have at least one split input and at least one split output. In other embodiments, one latch might have a split input, while the other latch has a split output, as desired.
- FIG. 14 shows a flip-flop 80 according to another exemplary embodiment.
- Flip-flop 80 include a cascade coupling of metastability-hardened latches 85 and 90 .
- flip-flop 80 includes an active-low metastability hardened latch 85 , coupled to an active-high metastability hardened latch 90 .
- Active-low latch 85 is implemented in an analogous manner to active-high latch 90 .
- Active-low latch 85 uses an OR-NAND structure, rather than the AND-NOR structure of active-high latch 90 .
- Latch 85 includes inverting circuit 12 coupled to inverting circuit 14 .
- Latch 85 has at least one split physical input and at least one split output along the feedback path of the latch.
- inverting circuit 12 includes a complex OR-NAND gate, which includes OR gates 12 N and 12 O, and NAND gate 12 P.
- OR gate 12 N One of the logical inputs of OR gate 12 N has been physically split.
- the physically split inputs are labeled “+” and “ ⁇ ” and correspond to the NMOS and PMOS inputs, respectively.
- OR gate 12 N performs a logical OR operation of the complement of the clock signal and the complement of the output signal of latch 85 (i.e., the split output of inverter 14 N, described below).
- OR gate 12 O performs a logical OR operation of the clock signal and the Data signal.
- NAND gate 12 P performs a logical NAND operation on the output signals of OR gates 12 N and 12 O, and the complement of the Clear signal.
- inverting circuit 12 One input of inverting circuit 12 , which is fed by the logical output of inverting circuit 14 , is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively).
- the split input of inverting circuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively.
- Inverting circuit 14 includes inverter 14 N.
- Inverter 14 N has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “ ⁇ ” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways.
- Latch 90 includes inverting circuit 12 coupled to inverting circuit 14 .
- Latch 90 has at least one split physical input and at least one split output along the feedback path of the latch.
- inverting circuit 12 includes a complex AND-NOR gate, which includes AND gates 12 Q and 12 R, and NOR gate 12 S.
- AND gate 12 Q One of the logical inputs of AND gate 12 Q has been physically split.
- the physically split inputs are labeled “+” and “ ⁇ ” and correspond to the NMOS and PMOS inputs, respectively.
- AND gate 12 Q performs a logical AND operation of the clock signal and the complement of the output signal of latch 90 (i.e., the split output of inverter 14 O, described below).
- AND gate 12 R performs a logical AND operation of the complement of the clock signal and the output signal of latch 85 .
- NOR gate 12 S performs a logical NOR operation on the output signals of AND gates 12 Q and 12 R, and the Clear signal.
- inverting circuit 12 One input of inverting circuit 12 , which is fed by the logical output of inverting circuit 14 , is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively).
- the split input of inverting circuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively.
- Inverting circuit 14 includes inverter 14 O.
- Inverter 14 O has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “ ⁇ ” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways.
- FIG. 15 illustrates an exemplary CMOS implementation of flip-flop 80 (see FIG. 14 ), according to an exemplary embodiment.
- flip-flop 80 may implement flip-flop 80 in a variety of ways.
- FIG. 15 shows merely an exemplary implementation.
- FIG. 16 depicts a flip-flop 95 according to another exemplary embodiment.
- Flip-flop 95 includes latch 100 A coupled to latch 100 B.
- latches 100 A and 100 B have a similar structure, and operates similarly.
- the following description of latch 100 A also pertains to latch 100 B.
- Latch 100 A includes inverting circuit 12 , coupled in a cascade fashion to inverting circuit 14 . Both of inverting circuit 12 and inverting circuit 14 have a split input, and a split output.
- Latch 100 A includes inverting circuit 12 coupled to inverting circuit 14 .
- Latch 100 A has at least two split physical inputs and at least two split outputs along the feedback path of the latch.
- inverting circuit 12 includes a complex OR-NAND gate, which includes OR gates 12 N and 12 O, and NAND gate 12 Q.
- OR gate 12 N One of the logical inputs of OR gate 12 N has been physically split.
- the physically split inputs are labeled “+” and “ ⁇ ” and correspond to the NMOS and PMOS inputs, respectively.
- OR gate 12 N performs a logical OR operation of the complement of the clock signal and the complement of the output signal of latch 100 A (i.e., the split output of inverter 14 N, described below).
- OR gate 12 O performs a logical OR operation of the clock signal and the Data signal.
- inverting circuit 12 One input of inverting circuit 12 , which is fed by the logical output of inverting circuit 14 , is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively).
- the split input of inverting circuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively.
- NAND gate 12 Q performs a logical NAND operation on the output signals of OR gates 12 N and 12 O, and the complement of the Clear signal.
- NAND gate 12 Q has a logical output, which is split into high-bias and low-bias outputs (labeled, respectively, as the “+” and “ ⁇ ” outputs).
- Inverting circuit 14 includes inverter 14 N.
- Inverter 14 N has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “ ⁇ ” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways.
- ICs integrated circuits
- ASICs application specific ICs
- FPGAs field programmable gate arrays
- PLDs programmable logic devices
- circuit implementation might or might not contain separately identifiable hardware for the various functional blocks and might or might not use the particular circuitry shown.
- the choice of circuit implementation depends on various factors, such as particular design and performance specifications for a given implementation, as persons of ordinary skill in the art who have the benefit of the description of this disclosure understand.
- Other modifications and alternative embodiments in addition to those described here will be apparent to persons of ordinary skill in the art who have the benefit of this disclosure. Accordingly, this description teaches those skilled in the art the manner of carrying out the disclosed concepts and are to be construed as illustrative only.
Abstract
Description
- The disclosed concepts relate generally to storage circuits and, more particularly, to apparatus for metastability-hardened storage circuits, and associated methods.
- Advances in microelectronics have enabled the continued increase in transistor densities of integrated circuits (ICs). Advanced ICs can include hundreds of millions of transistors. The relatively large number of transistors enables circuit designers to integrate a relatively large number of functions.
- The design of the chips entails competing factor or considerations, such as speed, power dissipation, and cost. Advances in fabrication techniques, such as complementary metal oxide semiconductor (CMOS), have resulted in the scaling of various parameters, such as power supply voltage, threshold voltages, and current-drive capabilities.
- The disclosed concepts relate generally to storage circuits, such as latches and flip-flops and, more specifically, to apparatus and methods for metastability-hardened storage circuits. In one exemplary embodiment, a metastability-hardened storage circuit includes an inverting circuit (or alternatively, a non-inverting circuit). The inverting circuit (or non-inverting circuit) has a logical input that is split into a pair of physical inputs.
- In another exemplary embodiment, a metastability-hardened storage circuit includes an inverting circuit (or alternatively, a non-inverting circuit). The inverting circuit (or non-inverting circuit) has a logical output that is split into a pair of physical outputs.
- In yet another exemplary embodiment, an integrated circuit (IC) includes a circuit that has a logical input and a logical output. The logical output is split into a high-bias physical output and a low-bias physical output. During a transition or a metastable state of the circuit, the output voltage of the high-bias physical output is higher than the output voltage of the low-bias physical output.
- In yet another exemplary embodiment, a method of metastability-hardening a storage circuit in an electronic circuit includes splitting a logical input of an inverting circuit (or alternatively, a non-inverting circuit). More specifically, the logical input is split into a pair of physical inputs.
- The appended drawings illustrate only exemplary embodiments and therefore should not be considered as limiting its scope. Persons of ordinary skill in the art who have the benefit of this disclosure appreciate that the disclosed concepts lend themselves to other equally effective embodiments. In the drawings, the same numeral designators used in more than one drawing denote the same, similar, or equivalent functionality, components, or blocks.
-
FIG. 1 illustrates a metastability-hardened storage circuit according to an exemplary embodiment. -
FIGS. 2A and 2B depict, respectively, a conventional inverter, and its CMOS implementation. -
FIGS. 3-6 show inverters with split inputs and/or outputs according to exemplary embodiments. -
FIGS. 7A and 7B illustrate, respectively, depict, respectively, a conventional NAND gate, and its CMOS implementation. -
FIGS. 8A and 8B show, respectively, a NAND gate with a split input, and its CMOS implementation, according to an exemplary embodiment. -
FIGS. 9A and 9B illustrate, respectively, a NAND gate with a split input and a split output, and its CMOS implementation, according to an exemplary embodiment. -
FIGS. 10A and 10B depict, respectively, a conventional latch, and its CMOS implementation. -
FIGS. 11A and 11B show, respectively, a latch and its CMOS implementation, according to an exemplary embodiment. -
FIG. 12 illustrates a conventional flip-flop. -
FIG. 13 depicts a flip-flop according to an exemplary embodiment. -
FIG. 14 shows a flip-flop according to another exemplary embodiment. -
FIG. 15 illustrates an exemplary CMOS implementation of the flip-flop ofFIG. 14 , according to an exemplary embodiment. -
FIG. 16 depicts a flip-flop according to another exemplary embodiment. - The disclosed concepts relate generally to storage circuits, such as latches and flip-flops. More specifically, the disclosed concepts provide apparatus and methods for metastability-hardened storage circuits, e.g., latches and flip-flops.
- Conceptually, in exemplary embodiments, the disclosed storage circuits use circuitry that has an additional input and/or circuitry that has an additional output in order to accomplish metastability-hardness. The circuitry with the additional input may constitute an inverting circuit. Similarly, the circuitry with the additional input may constitute an inverting circuit (or element or cell).
- In exemplary embodiments, metastability-hardened storage circuits include a cascade-coupled pair of inverting circuits. One of the inverting circuits includes an additional input. Another of the inverting circuits includes an additional output. By coupling the outputs (including the additional output) of the second inverting circuit to the inputs (including the additional input) of the first inverting circuit, one may implement a metastability-hardened storage circuit.
- One may provide an additional input by splitting a logical input of circuitry within the storage circuit into a pair of physical inputs. One of the inputs, an n-type metal oxide semiconductor (NMOS) input feeds primarily NMOS transistors within the circuitry (for example, the NMOS transistor in an inverter). The other input, a p-type metal oxide semiconductor (PMOS) input feeds primarily PMOS transistors within the circuitry (for example, the PMOS transistor in an inverter).
- For example, one might split the input of an inverter or an input of an AND, NAND, or NOR gate into two inputs. Similarly, by way of illustration, one may split the output of an inverter, an AND gate, a NAND gate, or a NOR gate into two outputs.
- Similarly, one may provide the additional output by splitting a logical output of circuitry within the storage circuit into a pair of physical outputs: a low-bias output (relative to other outputs of the circuit) and a high-bias output (relative to other outputs of the circuit). Generally speaking, the output voltage of the high-bias output is higher than the output voltage of the low-bias output when circuitry within the storage circuit is in or near a metastable state.
-
FIG. 1 illustrates a metastability-hardenedstorage circuit 10 according to an exemplary embodiment.Storage circuit 10 includes cross-coupled invertingcircuits circuits - Regardless of its actual implementation, inverting
circuit 12 produces at an output the logical complement of a signal applied to an input of invertingcircuit 12. Similarly, invertingcircuit 14 produces at an output the logical complement of a signal applied to an input of invertingcircuit 14. - Note that inverting
circuits circuit 12 and/or invertingcircuit 14 may include a single gate (or logic element or circuit). As one example, invertingcircuit 12 and/or invertingcircuit 14 may include an inverter. - Conversely, in some embodiments, rather than including a single gate, inverting
circuit 12 and/or invertingcircuit 14 may include a plurality of gates (or logic elements or circuits). Examples include an AND gate coupled to an inverter, an OR gate coupled to an inverter, and the like, as persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand. - Inverting
circuit 12 includes a set of one ormore PMOS transistors 12A, and a set of one ormore NMOS transistors 12B. Similarly, invertingcircuit 14 includes a set of one ormore PMOS transistors 14A, and a set of one ormore NMOS transistors 14B. - Inverting
circuit 12 has an additional input. More specifically, invertingcircuit 12 has logical input A split into physical inputs A1 and A2. Conversely, invertingcircuit 14 has an additional output. Thus, invertingcircuit 14 has logical output B split into physical outputs B1 and B2. - The split output of inverting
circuit 14 couples to the split input of invertingcircuit 12. Hence, output B1 of invertingcircuit 14 couples to input A1 of invertingcircuit 12. Similarly, output B2 of invertingcircuit 14 couples to input B2 of invertingcircuit 12. - Note that one may split an output of inverting
circuit 12, as desired. Furthermore, one may split an input of invertingcircuit 14, as desired. Thus, one may couple the split output of invertingcircuit 12 to the split input of invertingcircuit 14, as desired. - Note that one may provide more than one additional input (split input) for one or both of inverting
circuits circuits - By splitting one or more inputs and/or one or more outputs, one can improve the drive strength and gain of inverting
circuit 12 and/or invertingcircuit 14. The improved drive strength helps improve the metastability hardness of invertingcircuit 12 and/or invertingcircuit 14. - More specifically, one may provide an additional input for inverting
circuit 12 and/or invertingcircuit 14 by splitting that input into a low-bias input (relative to other inputs of the circuit) and a high-bias input (relative to other inputs of the circuit). Likewise, one may provide an additional output for invertingcircuit 12 and/or invertingcircuit 14 by splitting that output into a low-bias output (relative to other outputs of the circuit) and a high-bias output (relative to other outputs of the circuit). The output voltage of the high-bias output is higher than the output voltage of the low-bias output when the inverting circuit (e.g., invertingcircuit 12 or inverting circuit 14) is in or near a metastable state. - The high-bias outputs couple to the inputs of inverting
circuit 12 and/or invertingcircuit 14 that driveNMOS transistors circuit 12 and/or invertingcircuit 14 that drivePMOS transistors circuits - Consequently, the drive strength and the gain of the PMOS and NMOS devices increases, thus reducing the metastability time of
storage circuit 10. Put another way, the metastability hardness ofstorage circuit 10 improves. - As noted, one may split one or more inputs and/or one or more outputs of a variety of inverting circuits. One example constitutes an inverter.
-
FIGS. 2A and 2B show, respectively, aconventional inverter 20, and its complementary metal oxide semiconductor (CMOS) implementation. The details of the circuitry and the operation of the inverter inFIGS. 2A and 2B fall within the knowledge of persons of ordinary skill in the art. As persons of ordinary skill in the art understand,inverter 20 includes a single physical input, and a single physical output. - In some exemplary embodiments according to the disclosed concepts, to implement metastability-hardened storage circuits, one may split the input and/or output of an inverter.
FIGS. 3-6 provide examples according to exemplary embodiments. -
FIG. 3A shows aninverter 22 with a split output. More specifically,inverter 22 has a logical output split into two physical outputs, labeled as “Out−” (low-bias) and “Out+” (high-bias). -
FIG. 3B shows a CMOS implementation of the inverter shown inFIG. 3A . As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementinverter 22 in a variety of ways, andFIG. 3B shows merely an exemplary implementation. - Note that the implementation of
inverter 22 includes two inverters, 22A and 22B. Furthermore, the NMOS transistor ininverter 22A has twice (or other desired multiple) the size of the PMOS transistor, whereas the PMOS transistor ininverter 22B has twice (or other desired multiple) the size of the NMOS transistor. - One of the physical inverters, e.g.,
inverter 22B, drives the high-bias output, and the second physical inverter, e.g., inverter 22A, drives the low-bias output ofinverter 22. As noted above, the output voltage of the high-bias output is higher than the output voltage of the low-bias output wheninverter 22 is in or near a metastable state. - Put another way,
physical inverter 22B, which feeds the high-bias output “Out+” has a PMOS device that is relatively twice as strong (twice the current drive capability) as the corresponding NMOS device. Similarly,physical inverter 22A, feeding the low-bias output “Out−” has an NMOS device that is relatively twice as strong as the corresponding PMOS device. - The two physical inverters (i.e.,
inverters inverter 22 such that the relative strength of the PMOS device versus the NMOS device in the first physical inverter is greater than the relative strength of the PMOS device versus the NMOS device of the second physical inverter. - One may adjust the drive strengths of
inverters -
FIGS. 4A-4B illustrate an inverter with a split output according to another exemplary embodiment.FIG. 4A shows aninverter 30 with a split output.Inverter 30 has a logical output split into two physical outputs, labeled as “Out−” (low-bias) and “Out+” (high-bias). -
FIG. 4B shows a CMOS implementation of the inverter shown inFIG. 4A . The implementation shown inFIG. 4B addresses the fact that, for CMOS processes that have a relatively high level of on-die process variation, one may not be able to reliably adjust the relative drive strengths of individual NMOS and PMOS devices. By using the configuration shown inFIG. 4B , one avoids the need for matching devices with relatively high accuracy. - As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implement
inverter 30 in a variety of ways.FIG. 4B shows merely an exemplary implementation. - The exemplary implementation of
FIG. 4B includes two PMOS devices, and two NMOS devices, coupled as shown in the figure. Wheninverter 30 is in a metastable condition, all four transistors are on. As a result, the output voltage of the high-bias output to be greater than the voltage of the low-bias output. The mismatch in the output voltages helps decrease the amount of time that inverter 30 spends in the metastable condition. -
FIGS. 5A-5B illustrate an inverter with a split output according to another exemplary embodiment.FIG. 5A shows aninverter 34 with a split output.Inverter 34 has a logical output split into two physical outputs, labeled as “Out−” (low-bias) and “Out+” (high-bias). -
FIG. 5B shows a CMOS implementation of the inverter shown inFIG. 5A . As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementinverter 34 in a variety of ways, andFIG. 5B shows merely an exemplary implementation. - The exemplary implementation of inverter 34 (see
FIG. 5B ) includes resistor (or generally, a resistive circuit or element) 36.Resistor 36 is coupled to the drain of the PMOS device and the drain of the NMOS device ininverter 34. The high-bias output “Out+” is coupled to the drain of the PMOS device and the low-bias output “Out−” is coupled to the drain of the NMOS device. - When
inverter 34 is in a metastable condition, both the NMOS and PMOS devices are on, and current flows throughresistor 36. The flow of current throughresistor 36 causes the output voltage of the high-bias output to be greater than the voltage of the low-bias output. The mismatch in the output voltages helps decrease the amount of time that inverter 34 spends in the metastable condition. - As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implement
resistor 36 in a variety of ways, as desired. For example, one may implementresistor 36 as a combination of a resistor, one or more diodes, a second PMOS device with its gate tied to circuit ground (GND), or an NMOS device with its gate tied to the supply voltage (VDD). -
FIGS. 6A-6B illustrate an inverter with a split output according to another exemplary embodiment.FIG. 6A shows aninverter 40 with a split output.Inverter 40 has a logical output split into two physical outputs, labeled as “Out−” (low-bias) and “Out+” (high-bias). -
FIG. 6B shows a CMOS implementation of the inverter shown inFIG. 6A . As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementinverter 40 in a variety of ways.FIG. 6B shows merely an exemplary implementation. - The exemplary implementation of inverter 40 (see
FIG. 6B ) includes resistive circuit orelement 36.Resistive circuit 36 is coupled to the drain of the PMOS device and the drain of the NMOS device ininverter 40. The high-bias output “Out+” is coupled to the drain of the PMOS device and the low-bias output “Out−” is coupled to the drain of the NMOS device. -
Resistive circuit 36 includes a PMOS transistor coupled in parallel with an NMOS transistor. The gate of the NMOS transistor couples to the supply voltage (VDD), and the gate of the PMOS couples to circuit ground (GND). As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementresistive circuit 36 in a variety of other ways, as desired. - Referring to
FIG. 6B , wheninverter 40 is in a metastable condition, all transistors ininverter 40 are on, and current flows throughresistive circuit 36. Similar to the circuit inFIG. 5B , the flow of current throughresistive circuit 36 causes the output voltage of the high-bias output to be greater than the voltage of the low-bias output. The mismatch in the output voltages helps decrease the amount of time that inverter 40 spends in the metastable condition. - As noted, one may use a NAND gate as an inverting circuit.
FIGS. 7A and 7B show, respectively, aconventional NAND gate 45, and its CMOS implementation. The details of the circuitry and the operation of the inverter inFIGS. 7A and 7B fall within the knowledge of persons of ordinary skill in the art. As persons of ordinary skill in the art understand,NAND gate 45 includes two physical inputs, and a single physical output. - In some exemplary embodiments according to the disclosed concepts, to implement metastability-hardened storage circuits, one may split the input and/or output of a NAND gate.
FIGS. 8-9 provide examples according to exemplary embodiments. -
FIG. 8A illustrates aNAND gate 50 with a logical input split into two physical inputs, according to an exemplary embodiment.FIG. 8B shows a CMOS implementation ofNAND gate 50, according to an exemplary embodiment. As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementNAND gate 50 in a variety of ways, andFIG. 8B shows merely an exemplary implementation. - Referring to
FIG. 8A ,NAND gate 50 has two logical inputs, A and B. Logical input A corresponds to physical input A. Logical input B, however, is implemented as a split input, i.e., as physical inputs B− and B+. - Referring to
FIG. 8B , the physical NMOS input (feeding the NMOS transistors inFIG. 8B ) is labeled with a “+,” and the physical PMOS input (feeding the PMOS transistors inFIG. 8B ) is labeled with a “−.” The physical signals labeled “B+” and “B−” correspond to the split logical signal B. -
FIG. 9A illustrates aNAND gate 55 with a logical input split into two physical inputs, according to an exemplary embodiment. The split inputs ofNAND gate 55 are similar to the split inputs of NAND gate 50 (seeFIGS. 8A-8B ). - Referring to
FIG. 9A ,NAND gate 55 has two logical inputs, A and B. Logical input A corresponds to physical input A. Logical input B, however, is implemented as a split input, i.e., as physical inputs B− and B+. -
FIG. 9B shows a CMOS implementation ofNAND gate 55, according to an exemplary embodiment. As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementNAND gate 55 in a variety of ways, andFIG. 9B shows merely an exemplary implementation. - The physical NMOS input (feeding the NMOS transistors in
FIG. 9B ) is labeled with a “+,” and the physical PMOS input (feeding the PMOS transistors inFIG. 9B ) is labeled with a “−.” The physical signals labeled “B+” and “B−” correspond to the split logical signal B. -
NAND gate 55 also has a split output. More specifically, the logical output ofNAND gate 55 is split into two physical outputs: low-bias output (Out−), and high-bias output (Out+). - Referring to
FIG. 9B ,NAND gate 55 includesresistive circuit 36. In the exemplary embodiment shown,resistive circuit 36 includes a PMOS transistor coupled in parallel with an NMOS transistor. The gate of the NMOS transistor couples to the supply voltage (VDD), and the gate of the PMOS couples to circuit ground (GND). As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementresistive circuit 36 in a variety of other ways, as desired. - Referring to
FIG. 9B , whenNAND gate 55 is in a metastable condition, all transistors inNAND gate 55 are on, and current flows throughresistive circuit 36. The flow of current throughresistive circuit 36 causes the output voltage of the high-bias output to be greater than the voltage of the low-bias output. The mismatch in the output voltages helps decrease the amount of time thatNAND gate 55 spends in the metastable condition. - One may use the split-input and/or split-output inverting circuits (inverters, gates) described above to implement a variety of storage circuits. In exemplary embodiments, the storage circuits include latches and flip-flops.
-
FIGS. 10A and 10B depict, respectively, aconventional latch 60, and its CMOS implementation. The details of the circuitry and the operation of the latch inFIGS. 10A and 10B fall within the knowledge of persons of ordinary skill in the art. As persons of ordinary skill in the art understand, latch 60 includes unsplit (i.e., logical and physical signals connect to the same electrical node) physical inputs, and output(s). - Generally, as described above, storage circuits according to exemplary embodiments include two inverting circuits (e.g., gates, inverters). In some embodiments, the two inverting gates are cross-coupled so that the high-bias output of the first inverting circuit is physically coupled to the NMOS input of the second inverting circuit. Conversely, the low-bias output of the first inverting circuit is physically coupled to the PMOS input of the second inverting circuit.
- In some embodiments, the logical output of the inverting circuit is logically coupled to the logical input of the second inverting circuit. The logical output of the first inverting circuit and/or the logical output of the second inverting circuit may also be split into two physical outputs (i.e., high-bias and low-bias outputs).
- In some embodiments, one or more logical inputs of the first inverting circuit and/or one or more logical inputs of the second inverting circuit may also be split into two physical inputs (i.e., physical NMOS input and physical PMOS input, respectively). If so, the high-bias output of the first inverting circuit may be physically coupled to the NMOS input of the second inverting circuit. Conversely, the low-bias output of the first inverting circuit may be physically coupled to the PMOS input of the second inverting circuit.
- In some embodiments, either of the inverting circuits element may have one or more additional inputs that can force the output of that element to either a logical 0 or a logical 1, or to a function of one or more of the other inputs, etc., as desired. These additional inputs can be used to clear or set (or preset) the cross-coupled latch, as persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand.
- In some embodiments, the logical output of the latch may be split. In this situation, the physical output of the latch may be coupled to either the high-bias or low-bias outputs of the first or second inverting circuit.
- In metastability-hardened latches according to exemplary embodiments, when the latch is in a metastable state, both the PMOS and NMOS devices in the cross-coupled inverting path through the first inverting circuit are turned on strongly (due to the voltage bias difference between the split inputs feeding those devices). The high current and subsequently high gain through those devices causes the latch to settle out of its metastability state relatively quickly.
-
FIGS. 11A and 11B show, respectively, a metastability-hardenedlatch 65 and its CMOS implementation, according to an exemplary embodiment.Latch 65 includes invertingcircuit 12 coupled to invertingcircuit 14.Latch 65 has at least one split physical input and at least one split output along the feedback path of the latch. - Referring to
FIG. 11A , invertingcircuit 12 includes a complex AND-NOR gate, which includes ANDgates gate 12M. One of the logical inputs of ANDgate 12K has been physically split. The physically split inputs are labeled “+” and “−” and correspond to the NMOS and PMOS inputs, respectively. - AND
gate 12K performs a logical AND operation of the complement of the clock signal and the output signal of latch 65 (i.e., the split output ofinverter 14K, described below). ANDgate 12L performs a logical AND operation of the clock signal and the complement of the Data signal. NORgate 12M performs a logical NOR operation on the output signals of ANDgates - One input of inverting
circuit 12, which is fed by the logical output of invertingcircuit 14, is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively). The split input of invertingcircuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively. - Inverting
circuit 14 includesinverter 14K.Inverter 14K has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “−” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways. -
FIG. 11B shows a CMOS implementation oflatch 65, according to an exemplary embodiment. As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implementlatch 65 in a variety of ways.FIG. 11B shows merely an exemplary implementation. - Note that, in the embodiment shown in
FIG. 11B , the inverter in the feedback path (corresponding to inverter 14K inFIG. 11A ) is physically implemented in the manner shown inFIGS. 4A and 4B . As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, however, one may implementinverter 14K in a variety of other ways, as desired. - One may couple a pair of latches together to realize a flip-flop. Typically, a clock signal feeds one of the two latches, and the complement of the clock signal clocks the other latch.
-
FIG. 12 illustrates a conventional flip-flop 70. The details of the circuitry and the operation of the flip-flop 70 fall within the knowledge of persons of ordinary skill in the art. As persons of ordinary skill in the art understand, flip-flop 70 includes unsplit (i.e., logical and physical signals connect to the same electrical node) physical inputs, and output(s). -
FIG. 13 depicts a flip-flop 75 according to an exemplary embodiment. Flip-flop 75 include a cascade coupling of metastability-hardenedlatches - Each of
latches latch 65, shown inFIGS. 11A-11B , and described above. Thus, flip-flop 75 includes latches that have at least one split input and at least one split output. In other embodiments, one latch might have a split input, while the other latch has a split output, as desired. -
FIG. 14 shows a flip-flop 80 according to another exemplary embodiment. Flip-flop 80 include a cascade coupling of metastability-hardenedlatches - Conceptually, flip-
flop 80 includes an active-low metastability hardenedlatch 85, coupled to an active-high metastability hardenedlatch 90. Active-low latch 85 is implemented in an analogous manner to active-high latch 90. Active-low latch 85, however, uses an OR-NAND structure, rather than the AND-NOR structure of active-high latch 90. -
Latch 85 includes invertingcircuit 12 coupled to invertingcircuit 14.Latch 85 has at least one split physical input and at least one split output along the feedback path of the latch. - Referring to latch 85, inverting
circuit 12 includes a complex OR-NAND gate, which includes ORgates 12N and 12O, andNAND gate 12P. One of the logical inputs ofOR gate 12N has been physically split. The physically split inputs are labeled “+” and “−” and correspond to the NMOS and PMOS inputs, respectively. -
OR gate 12N performs a logical OR operation of the complement of the clock signal and the complement of the output signal of latch 85 (i.e., the split output ofinverter 14N, described below). OR gate 12O performs a logical OR operation of the clock signal and the Data signal.NAND gate 12P performs a logical NAND operation on the output signals of ORgates 12N and 12O, and the complement of the Clear signal. - One input of inverting
circuit 12, which is fed by the logical output of invertingcircuit 14, is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively). The split input of invertingcircuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively. - Inverting
circuit 14 includesinverter 14N.Inverter 14N has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “−” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways. -
Latch 90 includes invertingcircuit 12 coupled to invertingcircuit 14.Latch 90 has at least one split physical input and at least one split output along the feedback path of the latch. - Referring to latch 90, inverting
circuit 12 includes a complex AND-NOR gate, which includes ANDgates gate 12S. One of the logical inputs of ANDgate 12Q has been physically split. The physically split inputs are labeled “+” and “−” and correspond to the NMOS and PMOS inputs, respectively. - AND
gate 12Q performs a logical AND operation of the clock signal and the complement of the output signal of latch 90 (i.e., the split output of inverter 14O, described below). ANDgate 12R performs a logical AND operation of the complement of the clock signal and the output signal oflatch 85. NORgate 12S performs a logical NOR operation on the output signals of ANDgates - One input of inverting
circuit 12, which is fed by the logical output of invertingcircuit 14, is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively). The split input of invertingcircuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively. - Inverting
circuit 14 includes inverter 14O. Inverter 14O has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “−” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways. -
FIG. 15 illustrates an exemplary CMOS implementation of flip-flop 80 (seeFIG. 14 ), according to an exemplary embodiment. As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may implement flip-flop 80 in a variety of ways.FIG. 15 shows merely an exemplary implementation. -
FIG. 16 depicts a flip-flop 95 according to another exemplary embodiment. Flip-flop 95 includeslatch 100A coupled to latch 100B. - In the embodiment shown, latches 100A and 100B have a similar structure, and operates similarly. The following description of
latch 100A also pertains to latch 100B. -
Latch 100A includes invertingcircuit 12, coupled in a cascade fashion to invertingcircuit 14. Both of invertingcircuit 12 and invertingcircuit 14 have a split input, and a split output. -
Latch 100A includes invertingcircuit 12 coupled to invertingcircuit 14.Latch 100A has at least two split physical inputs and at least two split outputs along the feedback path of the latch. - Referring to latch 100A, inverting
circuit 12 includes a complex OR-NAND gate, which includes ORgates 12N and 12O, andNAND gate 12Q. One of the logical inputs ofOR gate 12N has been physically split. The physically split inputs are labeled “+” and “−” and correspond to the NMOS and PMOS inputs, respectively. -
OR gate 12N performs a logical OR operation of the complement of the clock signal and the complement of the output signal oflatch 100A (i.e., the split output ofinverter 14N, described below). OR gate 12O performs a logical OR operation of the clock signal and the Data signal. - One input of inverting
circuit 12, which is fed by the logical output of invertingcircuit 14, is physically split into NMOS and PMOS inputs (denoted as the “ ” and “+,” inputs, respectively). The split input of invertingcircuit 12 is coupled physically to the high-bias and low-bias outputs of inverting circuit 14 (described below), respectively. -
NAND gate 12Q performs a logical NAND operation on the output signals of ORgates 12N and 12O, and the complement of the Clear signal.NAND gate 12Q has a logical output, which is split into high-bias and low-bias outputs (labeled, respectively, as the “+” and “−” outputs). - Inverting
circuit 14 includesinverter 14N.Inverter 14N has a split output, corresponding to high-bias and low-bias outputs (labeled, respectively, as the “+” and “−” outputs). Note that, in exemplary embodiments, one may implement the gates and/or inverters with split inputs and outputs, respectively, in a variety of ways. - As persons of ordinary skill in the art who have the benefit of the description of the disclosed concepts understand, one may use storage circuits according to the disclosed concepts in various electronic circuits or devices. Examples include integrated circuits (ICs), application specific ICs (ASICs), general-purpose or special-purpose ICs, field programmable gate arrays (FPGAs) programmable logic devices (PLDs), and the like.
- Referring to the figures, persons of ordinary skill in the art will note that the various blocks shown might depict mainly the conceptual functions and signal flow. The actual circuit implementation might or might not contain separately identifiable hardware for the various functional blocks and might or might not use the particular circuitry shown. For example, one may combine the functionality of various blocks into one circuit block, as desired. Furthermore, one may realize the functionality of a single block in several circuit blocks, as desired. The choice of circuit implementation depends on various factors, such as particular design and performance specifications for a given implementation, as persons of ordinary skill in the art who have the benefit of the description of this disclosure understand. Other modifications and alternative embodiments in addition to those described here will be apparent to persons of ordinary skill in the art who have the benefit of this disclosure. Accordingly, this description teaches those skilled in the art the manner of carrying out the disclosed concepts and are to be construed as illustrative only.
- The forms and embodiments shown and described should be taken as illustrative embodiments. Persons skilled in the art may make various changes in the shape, size and arrangement of parts without departing from the scope of the disclosed concepts in this document. For example, persons skilled in the art may substitute equivalent elements for the elements illustrated and described here. Moreover, persons skilled in the art who have the benefit of this disclosure may use certain features of the disclosed concepts independently of the use of other features, without departing from the scope of the disclosed concepts.
Claims (39)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/568,567 US7928768B1 (en) | 2009-09-28 | 2009-09-28 | Apparatus for metastability-hardened storage circuits and associated methods |
EP10819654.4A EP2483773A4 (en) | 2009-09-28 | 2010-09-28 | Apparatus for metastability-hardened storage circuits and associated methods |
CN201080043269.8A CN102640110B (en) | 2009-09-28 | 2010-09-28 | Apparatus for metastability-hardened storage circuits and correlation technique |
JP2012531116A JP5627691B2 (en) | 2009-09-28 | 2010-09-28 | Apparatus and related method for metastability enhanced storage circuit |
PCT/US2010/050573 WO2011038404A2 (en) | 2009-09-28 | 2010-09-28 | Apparatus for Metastability-Hardened Storage Circuits and Associated Methods |
US13/089,221 US8638122B2 (en) | 2009-09-28 | 2011-04-18 | Apparatus for metastability-hardened storage circuits and associated methods |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/568,567 US7928768B1 (en) | 2009-09-28 | 2009-09-28 | Apparatus for metastability-hardened storage circuits and associated methods |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/089,221 Continuation US8638122B2 (en) | 2009-09-28 | 2011-04-18 | Apparatus for metastability-hardened storage circuits and associated methods |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110074466A1 true US20110074466A1 (en) | 2011-03-31 |
US7928768B1 US7928768B1 (en) | 2011-04-19 |
Family
ID=43779622
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/568,567 Active US7928768B1 (en) | 2009-09-28 | 2009-09-28 | Apparatus for metastability-hardened storage circuits and associated methods |
US13/089,221 Expired - Fee Related US8638122B2 (en) | 2009-09-28 | 2011-04-18 | Apparatus for metastability-hardened storage circuits and associated methods |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/089,221 Expired - Fee Related US8638122B2 (en) | 2009-09-28 | 2011-04-18 | Apparatus for metastability-hardened storage circuits and associated methods |
Country Status (5)
Country | Link |
---|---|
US (2) | US7928768B1 (en) |
EP (1) | EP2483773A4 (en) |
JP (1) | JP5627691B2 (en) |
CN (1) | CN102640110B (en) |
WO (1) | WO2011038404A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9099999B1 (en) * | 2012-05-31 | 2015-08-04 | Altera Corporation | Adjustable drive strength input-output buffer circuitry |
CN107025921A (en) * | 2015-12-29 | 2017-08-08 | 英飞凌科技股份有限公司 | Storage arrangement and the method for driving storage arrangement |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7928768B1 (en) * | 2009-09-28 | 2011-04-19 | Altera Corporation | Apparatus for metastability-hardened storage circuits and associated methods |
US11133921B1 (en) * | 2020-07-29 | 2021-09-28 | Silicon Laboratories Inc. | High-speed synchronizer with lower metastability failure rate |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4933571A (en) * | 1987-09-17 | 1990-06-12 | Siemens Aktiengesellschaft | Synchronizing flip-flop circuit configuration |
US6327176B1 (en) * | 2000-08-11 | 2001-12-04 | Systems Integration Inc. | Single event upset (SEU) hardened latch circuit |
US6492857B2 (en) * | 2000-03-13 | 2002-12-10 | The United States Of America As Represented By The United States National Aeronautics And Space Administration | Method and apparatus for reducing the vulnerability of latches to single event upsets |
US7212056B1 (en) * | 2005-10-12 | 2007-05-01 | Honeywell International Inc. | Radiation hardened latch |
US7443223B2 (en) * | 2006-08-31 | 2008-10-28 | Freescale Semiconductor, Inc. | Level shifting circuit |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5381061A (en) * | 1976-12-27 | 1978-07-18 | Fujitsu Ltd | Logical circuit |
JPS59168723A (en) * | 1983-03-14 | 1984-09-22 | Nec Corp | Input circuit |
US4631428A (en) * | 1984-10-26 | 1986-12-23 | International Business Machines Corporation | Communication interface connecting binary logic unit through a trinary logic transmission channel |
US5081377A (en) * | 1990-09-21 | 1992-01-14 | At&T Bell Laboratories | Latch circuit with reduced metastability |
JPH0897685A (en) * | 1994-09-22 | 1996-04-12 | Fujitsu Ltd | Flip-flop circuit |
JP2870629B2 (en) * | 1994-10-13 | 1999-03-17 | 日本電気株式会社 | Logic circuit |
US5525923A (en) * | 1995-02-21 | 1996-06-11 | Loral Federal Systems Company | Single event upset immune register with fast write access |
US5764710A (en) * | 1995-12-15 | 1998-06-09 | Pericom Semiconductor Corp. | Meta-stable-resistant front-end to a synchronizer with asynchronous clear and asynchronous second-stage clock selector |
JPH10111674A (en) * | 1996-04-17 | 1998-04-28 | Toshiba Corp | Timing signal generation circuit and display device containing it |
JPH10190416A (en) * | 1996-12-24 | 1998-07-21 | Toshiba Corp | Flip-flop circuit |
JP3357824B2 (en) * | 1997-10-08 | 2002-12-16 | 株式会社東芝 | Semiconductor device |
KR100304691B1 (en) * | 1998-05-29 | 2001-09-29 | 윤종용 | Tristate detection circuit & digital signal generator having the same |
EP1203450A1 (en) * | 1999-07-28 | 2002-05-08 | Lockheed Martin Corporation | Enhanced single event upset immune latch circuit |
WO2002015403A1 (en) * | 2000-08-14 | 2002-02-21 | Jose Alberto Cavazos | Synchronizer with zero metastability |
US7027542B1 (en) * | 2001-06-04 | 2006-04-11 | Advanced Micro Devices, Inc. | Apparatus and method for providing data transfer between two digital circuits with different clock domains and for solving metastability problems |
US7095259B2 (en) * | 2004-10-18 | 2006-08-22 | Agilent Technologies, Inc. | Reducing metastable-induced errors from a frequency detector that is used in a phase-locked loop |
US20060253677A1 (en) * | 2005-05-04 | 2006-11-09 | Arm Limited | Data access prediction |
FR2889897B1 (en) * | 2005-08-18 | 2007-10-12 | Atmel Nantes Sa Sa | LOGIC CELL WITH TWO REDUNDANT ISOLATED OUTPUTS, AND CORRESPONDING INTEGRATED CIRCUIT. |
US7288969B1 (en) * | 2006-04-05 | 2007-10-30 | Alcatel Lucent | Zero clock delay metastability filtering circuit |
US7965119B2 (en) * | 2006-06-20 | 2011-06-21 | Freescale Semiconductor, Inc. | Device and method for handling metastable signals |
US7411411B1 (en) * | 2007-10-19 | 2008-08-12 | Honeywell International Inc. | Methods and systems for hardening a clocked latch against single event effects |
US7623051B2 (en) * | 2008-04-29 | 2009-11-24 | Analog Devices, Inc. | Metastability error reduction in signal converter systems |
US7977975B1 (en) * | 2009-09-18 | 2011-07-12 | Altera Corporation | Apparatus for using metastability-hardened storage circuits in logic devices and associated methods |
US7928768B1 (en) * | 2009-09-28 | 2011-04-19 | Altera Corporation | Apparatus for metastability-hardened storage circuits and associated methods |
US8334712B2 (en) * | 2010-03-04 | 2012-12-18 | Microsemi Corp.—Analog Mixed Signal Group Ltd. | High speed latch circuit with metastability trap and filter |
-
2009
- 2009-09-28 US US12/568,567 patent/US7928768B1/en active Active
-
2010
- 2010-09-28 JP JP2012531116A patent/JP5627691B2/en not_active Expired - Fee Related
- 2010-09-28 EP EP10819654.4A patent/EP2483773A4/en not_active Withdrawn
- 2010-09-28 WO PCT/US2010/050573 patent/WO2011038404A2/en active Application Filing
- 2010-09-28 CN CN201080043269.8A patent/CN102640110B/en active Active
-
2011
- 2011-04-18 US US13/089,221 patent/US8638122B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4933571A (en) * | 1987-09-17 | 1990-06-12 | Siemens Aktiengesellschaft | Synchronizing flip-flop circuit configuration |
US6492857B2 (en) * | 2000-03-13 | 2002-12-10 | The United States Of America As Represented By The United States National Aeronautics And Space Administration | Method and apparatus for reducing the vulnerability of latches to single event upsets |
US6327176B1 (en) * | 2000-08-11 | 2001-12-04 | Systems Integration Inc. | Single event upset (SEU) hardened latch circuit |
US7212056B1 (en) * | 2005-10-12 | 2007-05-01 | Honeywell International Inc. | Radiation hardened latch |
US7443223B2 (en) * | 2006-08-31 | 2008-10-28 | Freescale Semiconductor, Inc. | Level shifting circuit |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9099999B1 (en) * | 2012-05-31 | 2015-08-04 | Altera Corporation | Adjustable drive strength input-output buffer circuitry |
CN107025921A (en) * | 2015-12-29 | 2017-08-08 | 英飞凌科技股份有限公司 | Storage arrangement and the method for driving storage arrangement |
US10425067B2 (en) | 2015-12-29 | 2019-09-24 | Infineon Technologies Ag | Memory device and method for operating a memory device |
Also Published As
Publication number | Publication date |
---|---|
WO2011038404A2 (en) | 2011-03-31 |
JP2013506349A (en) | 2013-02-21 |
JP5627691B2 (en) | 2014-11-19 |
US7928768B1 (en) | 2011-04-19 |
EP2483773A2 (en) | 2012-08-08 |
WO2011038404A3 (en) | 2011-10-06 |
CN102640110A (en) | 2012-08-15 |
EP2483773A4 (en) | 2014-12-24 |
US8638122B2 (en) | 2014-01-28 |
CN102640110B (en) | 2018-02-16 |
US20110193593A1 (en) | 2011-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8536925B2 (en) | Voltage level translator circuit | |
US20160094203A1 (en) | Low area flip-flop with a shared inverter | |
KR20190067100A (en) | Temperature instability-aware circuit | |
US6630844B1 (en) | Supply voltage detection circuit | |
US8638122B2 (en) | Apparatus for metastability-hardened storage circuits and associated methods | |
US20080238399A1 (en) | Buffer Circuit Having Multiplexed Voltage Level Translation | |
US8102190B2 (en) | Power efficient multiplexer | |
US10436836B2 (en) | Unbalanced multiplexer and scan flip-flops applying the same | |
US20030011402A1 (en) | Output buffer circuit | |
US7453294B1 (en) | Dynamic frequency divider with improved leakage tolerance | |
US9755618B1 (en) | Low-area low clock-power flip-flop | |
US8134395B2 (en) | Leakage power optimized structure | |
US8530976B1 (en) | Memory element transistors with reversed-workfunction gate conductors | |
US8415982B2 (en) | Semiconductor integrated circuit device | |
US8686758B1 (en) | Integrated circuit with configurable I/O transistor arrangement | |
Kishor et al. | Threshold voltage and power-supply tolerance of CMOS logic design families | |
US20090302893A1 (en) | High Speed "Pseudo" Current Mode Logic (CML) Integrated Circuit Memory Latch | |
US7190756B1 (en) | Hybrid counter with an asynchronous front end | |
CN114982131A (en) | Level shifter with automatic voltage bias reliability protection | |
US6512406B1 (en) | Backgate biased synchronizing latch | |
Shieh et al. | A contention-alleviated static keeper for high-performance domino logic circuits | |
US6741100B2 (en) | Semiconductor integrated circuit capable of high-speed circuit operation | |
US8988153B1 (en) | Ring oscillator with NMOS or PMOS variation insensitivity | |
CN115708319A (en) | Wide voltage range level shifter circuit | |
Hansson et al. | A process variation tolerant technique for sub-70nm latches and flip-flops |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALTERA CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PEDERSEN, BRUCE;CHOKKALINGAM, SIVARAMAN;SIGNING DATES FROM 20090918 TO 20090925;REEL/FRAME:023294/0046 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |